The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
☆36Jun 21, 2023Updated 2 years ago
Alternatives and similar repositories for paranut
Users that are interested in paranut are comparing it to the libraries listed below
Sorting:
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Feb 8, 2026Updated 3 weeks ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆180Updated this week
- ☆17May 9, 2022Updated 3 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆131Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- An ARMv8 virtual platform based on QEMU and VCML☆47Feb 9, 2026Updated 3 weeks ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- Virtual Platform for NVDLA☆160Aug 23, 2018Updated 7 years ago
- This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.☆19Aug 11, 2025Updated 6 months ago
- ☆79Feb 7, 2026Updated 3 weeks ago
- Qbox☆83Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Feb 23, 2026Updated last week
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated last month
- RISC-V SystemC-TLM simulator☆340Feb 20, 2026Updated last week
- ☆13May 8, 2025Updated 9 months ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Jan 14, 2026Updated last month
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 2 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Feb 17, 2026Updated last week
- RISC-V Virtual Prototype☆187Dec 13, 2024Updated last year
- ☆152Oct 6, 2023Updated 2 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆159Dec 19, 2025Updated 2 months ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- SGMII☆13Jul 17, 2014Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Updated this week
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated last month
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Oct 8, 2024Updated last year
- ET Accelerator Firmware and Runtime☆35Feb 18, 2026Updated last week
- ☆17Mar 8, 2025Updated 11 months ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- A harvard architecture CPU based on RISC-V.☆15Aug 25, 2023Updated 2 years ago
- Signal/Image processing techniques applied to subsurface data☆15May 8, 2021Updated 4 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago