The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
☆38Jun 21, 2023Updated 2 years ago
Alternatives and similar repositories for paranut
Users that are interested in paranut are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆15Updated this week
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 8 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆190Updated this week
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 8 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆135May 15, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆14Apr 28, 2026Updated 3 weeks ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39May 15, 2026Updated last week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆33Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆304Updated this week
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 3 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆161Dec 19, 2025Updated 5 months ago
- Algorithmic C Machine Learning Library☆29May 4, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆155Oct 6, 2023Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Aug 10, 2018Updated 7 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆65Updated this week
- Virtual Platform for NVDLA☆164Aug 23, 2018Updated 7 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Jan 14, 2026Updated 4 months ago
- Signal/Image processing techniques applied to subsurface data☆15May 8, 2021Updated 5 years ago
- MatchLib Connections Toolkit - example designs leveraging Connections☆16Updated this week
- RISC-V SystemC-TLM simulator☆351Feb 20, 2026Updated 3 months ago
- RISC-V Virtual Prototype☆188Dec 13, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- cycle accurate Network-on-Chip Simulator☆36Jan 4, 2026Updated 4 months ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- ☆16May 9, 2022Updated 4 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- ☆87Updated this week
- A transaction level model of a PCI express root complex implemented in systemc☆23Jun 16, 2014Updated 11 years ago
- ☆11Jun 9, 2022Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆364May 8, 2026Updated 2 weeks ago
- A powerful and modern open-source architecture description language.☆50Oct 18, 2017Updated 8 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆75Dec 29, 2025Updated 4 months ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13May 3, 2026Updated 2 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Apr 13, 2026Updated last month
- Qbox☆90Updated this week