The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
☆38Jun 21, 2023Updated 3 years ago
Alternatives and similar repositories for paranut
Users that are interested in paranut are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆16Jun 29, 2026Updated 3 weeks ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 10 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆194Updated this week
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆19Aug 27, 2025Updated 10 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆138Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14Apr 28, 2026Updated 2 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆34May 17, 2026Updated 2 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆41Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆312Jun 19, 2026Updated last month
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 7 years ago
- Cycle Accurate Network-on-Chip Simulator☆37Jul 11, 2026Updated last week
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Algorithmic C Machine Learning Library☆29Jul 6, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 3 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆162Dec 19, 2025Updated 7 months ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Updated this week
- Virtual Platform for NVDLA☆168Aug 23, 2018Updated 7 years ago
- Signal/Image processing techniques applied to subsurface data☆15May 8, 2021Updated 5 years ago
- ☆157Oct 6, 2023Updated 2 years ago
- MatchLib Connections Toolkit - example designs leveraging Connections☆16Jul 6, 2026Updated 2 weeks ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Updated this week
- RISC-V SystemC-TLM simulator☆356Feb 20, 2026Updated 5 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆13Jun 9, 2022Updated 4 years ago
- RISC-V Virtual Prototype☆191Updated this week
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- ☆17May 9, 2022Updated 4 years ago
- A transaction level model of a PCI express root complex implemented in systemc☆23Jun 16, 2014Updated 12 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆55May 16, 2025Updated last year
- Sail RISC-V model☆12Jun 23, 2025Updated last year
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆387Jul 14, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆77Dec 29, 2025Updated 6 months ago
- A powerful and modern open-source architecture description language.☆49Oct 18, 2017Updated 8 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆26Jul 2, 2026Updated 3 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Apr 13, 2026Updated 3 months ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Jun 19, 2026Updated last month
- ☆29Nov 5, 2021Updated 4 years ago