hsa-ees / paranutLinks
The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
☆36Updated 2 years ago
Alternatives and similar repositories for paranut
Users that are interested in paranut are comparing it to the libraries listed below
Sorting:
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 9 months ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- ☆29Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- RISC-V Virtual Prototype☆44Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- PCI Express controller model☆66Updated 3 years ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated 11 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 5 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- ☆76Updated last week
- ☆40Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated last week
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago