hsa-ees / paranutLinks
The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
☆35Updated last year
Alternatives and similar repositories for paranut
Users that are interested in paranut are comparing it to the libraries listed below
Sorting:
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆29Updated last month
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago
- Platform Level Interrupt Controller☆40Updated last year
- ☆61Updated last week
- ☆28Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- SystemC training aimed at TLM.☆29Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- IOPMP IP☆18Updated 2 weeks ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- ☆14Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago