hsa-ees / paranutLinks
The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
☆36Updated 2 years ago
Alternatives and similar repositories for paranut
Users that are interested in paranut are comparing it to the libraries listed below
Sorting:
- ☆30Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- RISC-V Virtual Prototype☆44Updated 4 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- ☆80Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- PCI Express controller model☆68Updated 3 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- ☆40Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- A Heterogeneous GPU Platform for Chipyard SoC☆34Updated this week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- matrix-coprocessor for RISC-V☆20Updated 6 months ago
- ☆16Updated 4 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated last week
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago