The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
☆38Jun 21, 2023Updated 3 years ago
Alternatives and similar repositories for paranut
Users that are interested in paranut are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆16Updated this week
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 10 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆191Updated this week
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 10 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆136Jun 24, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆14Apr 28, 2026Updated 2 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆55Dec 26, 2023Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39Jun 23, 2026Updated last week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆34May 17, 2026Updated last month
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆311Jun 19, 2026Updated last week
- Yocto project for Xuantie RISC-V CPU☆42Jun 5, 2026Updated 3 weeks ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 3 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆162Dec 19, 2025Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Algorithmic C Machine Learning Library☆29May 19, 2026Updated last month
- ☆156Oct 6, 2023Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 7 years ago
- Virtual Platform for NVDLA☆166Aug 23, 2018Updated 7 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Jun 20, 2026Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Jun 23, 2026Updated last week
- Signal/Image processing techniques applied to subsurface data☆15May 8, 2021Updated 5 years ago
- MatchLib Connections Toolkit - example designs leveraging Connections☆16May 19, 2026Updated last month
- RISC-V SystemC-TLM simulator☆354Feb 20, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Virtual Prototype☆190Dec 13, 2024Updated last year
- cycle accurate Network-on-Chip Simulator☆37Jan 4, 2026Updated 5 months ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- ☆17May 9, 2022Updated 4 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- ☆89Jun 23, 2026Updated last week
- A transaction level model of a PCI express root complex implemented in systemc☆23Jun 16, 2014Updated 12 years ago
- ☆12Jun 9, 2022Updated 4 years ago
- Sail RISC-V model☆12Jun 23, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆222Updated this week
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆17Jun 13, 2025Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆376Jun 16, 2026Updated 2 weeks ago
- A powerful and modern open-source architecture description language.☆49Oct 18, 2017Updated 8 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆76Dec 29, 2025Updated 6 months ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Jun 19, 2026Updated last week