ultraembedded / riscv_sbc
A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
☆28Updated 4 years ago
Alternatives and similar repositories for riscv_sbc:
Users that are interested in riscv_sbc are comparing it to the libraries listed below
- USB capture IP☆20Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆23Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- USB Full Speed PHY☆41Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆34Updated 6 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Universal Advanced JTAG Debug Interface☆17Updated 10 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆39Updated last year
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- USB 1.1 Device IP Core☆20Updated 7 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated last year
- SoftCPU/SoC engine-V☆54Updated last year
- Small footprint and configurable Inter-Chip communication cores☆55Updated 2 weeks ago
- Verilog uart receiver and transmitter modules for De0 Nano☆18Updated 10 years ago
- CMod-S6 SoC☆38Updated 7 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- FT2232HL JTAG & UART Downloader☆14Updated 3 years ago
- Very basic real time operating system for embedded systems...☆16Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆35Updated 2 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆21Updated 5 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- PCIe analyzer experiments☆52Updated 4 years ago
- WISHBONE Builder☆14Updated 8 years ago