A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
☆31May 10, 2020Updated 6 years ago
Alternatives and similar repositories for riscv_sbc
Users that are interested in riscv_sbc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- USB serial device (CDC-ACM)☆48Jun 28, 2020Updated 6 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 7 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Everything needed for ulx3s FPGA☆15Oct 12, 2020Updated 5 years ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Simple OS for raspberry pi 2 model B☆13Jun 24, 2017Updated 9 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 11 months ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- ☆14Jan 10, 2020Updated 6 years ago
- Wishbone SATA Controller☆28Jul 9, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- DynamicVINO is an open-source C++ library for establishing easy-to-use, extensible and scalable deep learning inference system for Intel…☆14Aug 21, 2018Updated 7 years ago
- TCP/IP controlled VPI JTAG Interface.☆71Jan 16, 2025Updated last year
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆75Jul 25, 2023Updated 3 years ago
- Python library to parse extended display identification data (EDID)☆12Jun 30, 2020Updated 6 years ago
- USB1.1 Host Controller + PHY☆18Aug 4, 2021Updated 5 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- DVI PMOD adapter (HDMI connector)☆31Feb 2, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16Feb 5, 2021Updated 5 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- Basic USB-CDC device core (Verilog)☆93May 15, 2021Updated 5 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆18Aug 7, 2018Updated 8 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- ☆23Aug 3, 2024Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆59Feb 3, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆34Jan 6, 2025Updated last year
- fpga co-processor for faster SWD programming☆17Sep 16, 2017Updated 8 years ago
- RISC V core implementation using Verilog.☆31Mar 27, 2021Updated 5 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 9 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago