ultraembedded / riscv_sbc
A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
☆28Updated 4 years ago
Alternatives and similar repositories for riscv_sbc:
Users that are interested in riscv_sbc are comparing it to the libraries listed below
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- USB capture IP☆21Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆34Updated 6 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- CMod-S6 SoC☆38Updated 7 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆23Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆39Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- ☆33Updated 2 years ago
- Another tiny RISC-V implementation☆54Updated 3 years ago
- VexRiscV system with GDB-Server in Hardware☆20Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆56Updated 3 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- USB 1.1 Device IP Core☆20Updated 7 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆24Updated 3 years ago
- Universal Advanced JTAG Debug Interface☆17Updated 10 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago