UofT-HPRC / galapagosLinks
☆15Updated 2 months ago
Alternatives and similar repositories for galapagos
Users that are interested in galapagos are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13Updated 6 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆26Updated last year
- ☆27Updated 5 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 11 months ago
- ☆34Updated 6 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- DASS HLS Compiler☆29Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 3 weeks ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆20Updated 2 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Updated 3 weeks ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 months ago
- SRAM☆23Updated 4 years ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- ☆78Updated 10 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 5 months ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Simple single-port AXI memory interface☆45Updated last year
- sram/rram/mram.. compiler☆39Updated last year