☆15Jun 24, 2025Updated 11 months ago
Alternatives and similar repositories for galapagos
Users that are interested in galapagos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…☆15Feb 28, 2026Updated 3 months ago
- A fully open source low cost FPGA board for makers , hobbyist and student for endless possibility.☆41Dec 13, 2025Updated 6 months ago
- ☆25May 9, 2019Updated 7 years ago
- ☆18Jan 22, 2025Updated last year
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17May 26, 2021Updated 5 years ago
- RTLMeter benchmark suite☆31Jun 6, 2026Updated last week
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆16Apr 1, 2026Updated 2 months ago
- This C program broadcasts FM radio on Raspberry Pi 2, and it can receive pipe data besides wav files.☆12Aug 24, 2015Updated 10 years ago
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- Design for using Ethernet on the ZCU102 development board☆16Dec 18, 2019Updated 6 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- ☆15Jul 28, 2016Updated 9 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- Swan Benchmark Suite☆13Sep 17, 2025Updated 8 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆36Mar 12, 2026Updated 3 months ago
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated 11 months ago
- ☆10Nov 5, 2019Updated 6 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆18Nov 6, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Parse FSDB waveform files☆22Apr 13, 2026Updated 2 months ago
- Collection of hardware description languages writings and code snippets☆30Jan 29, 2015Updated 11 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Computer Engineering Senior Project. Machine Learning High Frequency Stock Trading Algorithm on an FPGA☆17Dec 4, 2019Updated 6 years ago
- ☆20Aug 9, 2022Updated 3 years ago
- ☆17Apr 19, 2026Updated last month
- Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD☆26Feb 12, 2023Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 2 years ago
- ☆15Jan 11, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆42Mar 28, 2022Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆190Mar 8, 2026Updated 3 months ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- DASS HLS Compiler☆31Oct 4, 2023Updated 2 years ago