☆15Jun 24, 2025Updated 9 months ago
Alternatives and similar repositories for galapagos
Users that are interested in galapagos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…☆15Feb 28, 2026Updated last month
- A fully open source low cost FPGA board for makers , hobbyist and student for endless possibility.☆38Dec 13, 2025Updated 4 months ago
- ☆25May 9, 2019Updated 6 years ago
- ☆18Jan 22, 2025Updated last year
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆20May 8, 2012Updated 13 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- RTLMeter benchmark suite☆31Mar 31, 2026Updated 2 weeks ago
- LEC - Logic Equivalence Checking - Formal Verification☆38Updated this week
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆16Apr 1, 2026Updated 2 weeks ago
- This C program broadcasts FM radio on Raspberry Pi 2, and it can receive pipe data besides wav files.☆12Aug 24, 2015Updated 10 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- ☆14Jul 28, 2016Updated 9 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 3 years ago
- Recipe for FPGA cooking☆11Mar 15, 2019Updated 7 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- Swan Benchmark Suite☆13Sep 17, 2025Updated 6 months ago
- One Instruction Set Computer☆12Aug 18, 2017Updated 8 years ago
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- ☆10Nov 5, 2019Updated 6 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆17Nov 6, 2025Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- Parse FSDB waveform files☆22Nov 4, 2025Updated 5 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Computer Engineering Senior Project. Machine Learning High Frequency Stock Trading Algorithm on an FPGA☆16Dec 4, 2019Updated 6 years ago
- ☆12Aug 8, 2024Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆35Oct 4, 2023Updated 2 years ago
- ☆19Aug 9, 2022Updated 3 years ago
- Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD☆25Feb 12, 2023Updated 3 years ago
- ☆18Oct 9, 2025Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆14Mar 28, 2022Updated 4 years ago
- PrUcess is a low-power multi-clock configurable digital processing system that executes commands (unsigned arithmetic operations, logical…☆12Apr 29, 2023Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆187Mar 8, 2026Updated last month
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- DASS HLS Compiler☆31Oct 4, 2023Updated 2 years ago