☆15Jun 24, 2025Updated last year
Alternatives and similar repositories for galapagos
Users that are interested in galapagos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25May 9, 2019Updated 7 years ago
- A Python tool that compiles neural network weights directly into synthesizable Verilog for the ASIC toolchain.☆15Sep 3, 2026Updated 2 months ago
- This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…☆14Feb 28, 2026Updated 8 months ago
- ☆10Mar 11, 2022Updated 4 years ago
- Agent skill for generating and verifying AGENTS.md files for coding agents.☆15Aug 26, 2026Updated 2 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis☆14Jun 29, 2026Updated 4 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆60Feb 9, 2024Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 5 years ago
- NeuraLUT-Assemble☆56Aug 20, 2025Updated last year
- ☆19Jan 22, 2025Updated last year
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- 🤹♀️ Awesome - A curated list of amazing VLSI design automation papers, software and resources.☆12Jul 22, 2021Updated 5 years ago
- ☆15Jul 28, 2016Updated 10 years ago
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆34Aug 14, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Lean-embedded framework to verify Verilog modules☆17Oct 6, 2026Updated last month
- ☆15Sep 29, 2021Updated 5 years ago
- CFD solvers implemented in C++20☆13Dec 1, 2024Updated last year
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 4 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- Yet Another Debug Transport☆31Jul 4, 2026Updated 4 months ago
- A shared paper reading repository for people in the group☆10Jan 16, 2024Updated 2 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- Design for using Ethernet on the ZCU102 development board☆18Dec 18, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Scanalog is a design tool which leverages programmable analog electronics to aid in the design and debugging of analog circuits.☆13Nov 16, 2017Updated 8 years ago
- ☆13Oct 15, 2026Updated 3 weeks ago
- A fully open source low cost FPGA board for makers , hobbyist and student for endless possibility.☆43Dec 13, 2025Updated 10 months ago
- A codebase accompanying the paper "Improving Performance Estimation for FPGA-based Accelerators for Convolutional Neural Networks", by Fe…☆13May 27, 2020Updated 6 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆35Jul 6, 2025Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- ☆13Aug 9, 2024Updated 2 years ago
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- FPGA implementation of distributed union find algorithm☆37Apr 15, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 4 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- ☆20May 8, 2012Updated 14 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆42Feb 24, 2025Updated last year
- GateSeeder is the first near-memory CPU-FPGA co-design for alleviating both the compute-bound and memory-bound bottlenecks in short and l…☆10Oct 3, 2023Updated 3 years ago
- ☆20Aug 9, 2022Updated 4 years ago
- ☆16May 6, 2026Updated 6 months ago