This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks based on the Unique Program Execution Checking (UPEC) approach.
☆24Mar 2, 2023Updated 3 years ago
Alternatives and similar repositories for upec-boom-verification-suite
Users that are interested in upec-boom-verification-suite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Jun 7, 2021Updated 5 years ago
- ☆26Mar 1, 2023Updated 3 years ago
- ILAng documentation☆10Nov 2, 2025Updated 7 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆69Oct 18, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PoC for Paper: BunnyHop Exploiting the Instruction Prefetcher (USENIX Security 2023)☆14Aug 17, 2023Updated 2 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Updated this week
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆88Nov 10, 2025Updated 7 months ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆22Oct 13, 2022Updated 3 years ago
- ☆20Dec 29, 2014Updated 11 years ago
- ☆31Feb 20, 2024Updated 2 years ago
- This repo contains instructions, benchmarks, and files for running user space networking in gem5 simulator.☆12Aug 1, 2024Updated last year
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆20May 18, 2026Updated last month
- A tool for detecting Spectre vulnerabilities through fuzzing☆46Aug 25, 2021Updated 4 years ago
- Tool to Analyze Speculative Execution Attacks and Mitigations☆56Dec 8, 2021Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Website and PoC collection for transient execution attacks☆204Mar 9, 2024Updated 2 years ago
- ☆17Sep 20, 2019Updated 6 years ago
- Gem5 with PCI Express integrated.☆24Sep 29, 2018Updated 7 years ago
- ☆11Nov 14, 2022Updated 3 years ago
- Collection of Spectre-type, Meltdown-type and MDS-type PoCs☆10Aug 25, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- An open source 3GPP LTE implementation. (GitHub import of https://sourceforge.net/projects/openlte/)☆11Mar 7, 2017Updated 9 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆42Sep 19, 2019Updated 6 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- This repository contains several tools to perform Prefetch Side-Channel Attacks☆63Feb 22, 2017Updated 9 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- ☆11Jul 1, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 2 months ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- matlab code of ldpc☆15Oct 25, 2016Updated 9 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- Fine-grained frequency and voltage transition tests☆25Jun 11, 2023Updated 3 years ago