RPTU-EIS / upec-boom-verification-suiteLinks
This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks based on the Unique Program Execution Checking (UPEC) approach.
☆21Updated 2 years ago
Alternatives and similar repositories for upec-boom-verification-suite
Users that are interested in upec-boom-verification-suite are comparing it to the libraries listed below
Sorting:
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- Bluespec BSV HLHDL tutorial☆111Updated 9 years ago
- ILA Model Database☆24Updated 5 years ago
- A dynamic verification library for Chisel.☆160Updated last year
- zero-riscy CPU Core☆17Updated 7 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆120Updated 8 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆78Updated last week
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 4 years ago
- Chisel implementation of AES☆24Updated 5 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆20Updated 3 weeks ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆45Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆119Updated 2 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆160Updated last week
- RISC-V Formal Verification Framework☆177Updated 2 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆49Updated last year
- ☆82Updated last year
- Main page☆129Updated 5 years ago
- high-performance RTL simulator☆186Updated last year
- ☆87Updated last year
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Updated 3 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- Testing processors with Random Instruction Generation☆52Updated 3 weeks ago
- Fast Symbolic Repair of Hardware Design Code☆33Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A tool for synthesizing Verilog programs☆109Updated 5 months ago