RPTU-EIS / upec-boom-verification-suite
This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks based on the Unique Program Execution Checking (UPEC) approach.
☆15Updated last year
Related projects ⓘ
Alternatives and complementary repositories for upec-boom-verification-suite
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆13Updated 2 weeks ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- zero-riscy CPU Core☆14Updated 6 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 7 months ago
- RISC-V Matrix Specification☆14Updated 2 months ago
- Advanced Architecture Labs with CVA6☆48Updated 9 months ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆54Updated last year
- ☆12Updated this week
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆22Updated 7 months ago
- ☆31Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- ☆22Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 4 months ago
- ☆25Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆56Updated 2 months ago
- BlackParrot on Zynq☆25Updated this week
- Ratatoskr NoC Simulator☆20Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆58Updated last week
- DUTH RISC-V Microprocessor☆19Updated 2 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆15Updated 2 years ago
- HLS for Networks-on-Chip☆30Updated 3 years ago
- Branch Predictor Optimization for BlackParrot☆13Updated 7 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago