RPTU-EIS / upec-boom-verification-suiteLinks
This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks based on the Unique Program Execution Checking (UPEC) approach.
☆18Updated 2 years ago
Alternatives and similar repositories for upec-boom-verification-suite
Users that are interested in upec-boom-verification-suite are comparing it to the libraries listed below
Sorting:
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- Advanced Architecture Labs with CVA6☆65Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆70Updated 3 weeks ago
- ☆81Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆29Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆86Updated this week
- Branch Predictor Optimization for BlackParrot☆15Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 5 months ago
- DUTH RISC-V Microprocessor☆20Updated 7 months ago
- A C version of Branch Predictor Simulator☆18Updated last year
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆19Updated 8 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- BlackParrot on Zynq☆43Updated 4 months ago
- Running Linux on IOb-SoC-OpenCryptoHW☆14Updated 11 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆54Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- Project repo for the POSH on-chip network generator☆48Updated 4 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆35Updated 8 months ago
- ☆76Updated 10 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆71Updated last year
- zero-riscy CPU Core☆16Updated 7 years ago
- ☆32Updated 7 months ago
- ☆22Updated 2 years ago
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago