riscv-boom / boom-attacksView external linksLinks
Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
☆68Oct 18, 2019Updated 6 years ago
Alternatives and similar repositories for boom-attacks
Users that are interested in boom-attacks are comparing it to the libraries listed below
Sorting:
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Jun 7, 2021Updated 4 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆80Nov 10, 2025Updated 3 months ago
- SonicBOOM Spectre Attacks☆10Jul 18, 2021Updated 4 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆21Mar 2, 2023Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Apr 27, 2020Updated 5 years ago
- Proof of Concept of exploit against Spectre Variant 2 Vulnerability☆22May 23, 2020Updated 5 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆23Feb 11, 2025Updated last year
- PoC for Paper: BunnyHop Exploiting the Instruction Prefetcher (USENIX Security 2023)☆14Aug 17, 2023Updated 2 years ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 7 months ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Oct 13, 2022Updated 3 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- Website and PoC collection for transient execution attacks☆200Mar 9, 2024Updated last year
- ☆25Mar 1, 2023Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 4 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 3 months ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11May 21, 2024Updated last year
- ☆30Feb 20, 2024Updated last year
- A tool for detecting Spectre vulnerabilities through fuzzing☆46Aug 25, 2021Updated 4 years ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆27Nov 30, 2023Updated 2 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- Microarchitectural exploitation and other hardware attacks.☆96Mar 25, 2024Updated last year
- Artifact for the IEEE S&P 2025 paper: "Rapid Reversing of Non-Linear CPU Cache Slice Functions: Unlocking Physical Address Leakage"☆17Nov 25, 2025Updated 2 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 6 months ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching☆16Nov 16, 2019Updated 6 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆113May 12, 2022Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆34Mar 28, 2025Updated 10 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆31Oct 4, 2022Updated 3 years ago
- This repository contains several tools to perform Cache Template Attacks☆164Nov 11, 2025Updated 3 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Apr 3, 2025Updated 10 months ago
- Student Starter Code for Secure Hardware Design at MIT☆87Jan 30, 2026Updated 2 weeks ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆138Aug 30, 2024Updated last year