riscv-boom / boom-attacksLinks
Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
☆65Updated 5 years ago
Alternatives and similar repositories for boom-attacks
Users that are interested in boom-attacks are comparing it to the libraries listed below
Sorting:
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- Documentation for RISC-V Spike☆103Updated 6 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆111Updated 3 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆138Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆71Updated 6 months ago
- ☆90Updated last month
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆54Updated 4 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated 3 months ago
- ☆25Updated 2 years ago
- ☆35Updated 4 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆57Updated last month
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆19Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆34Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆163Updated 5 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- RISC-V Torture Test☆197Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆102Updated last week
- RISC-V architecture concurrency model litmus tests☆89Updated 4 months ago
- ☆70Updated 4 months ago
- ☆80Updated last year
- Chisel Learning Journey☆110Updated 2 years ago
- CleanupSpec (MICRO-2019)☆16Updated 4 years ago
- ☆189Updated last year
- Run rocket-chip on FPGA☆76Updated 2 weeks ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago