Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
☆70Oct 18, 2019Updated 6 years ago
Alternatives and similar repositories for boom-attacks
Users that are interested in boom-attacks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Jun 7, 2021Updated 5 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆90Nov 10, 2025Updated 9 months ago
- SonicBOOM Spectre Attacks☆12Jul 18, 2021Updated 5 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆24Mar 2, 2023Updated 3 years ago
- Proof of Concept of exploit against Spectre Variant 2 Vulnerability☆23May 23, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- PoC for Paper: BunnyHop Exploiting the Instruction Prefetcher (USENIX Security 2023)☆14Aug 17, 2023Updated 3 years ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 7 years ago
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆21May 18, 2026Updated 3 months ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆22Oct 13, 2022Updated 3 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆29Nov 30, 2023Updated 2 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…☆32Jan 23, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Website and PoC collection for transient execution attacks☆205Mar 9, 2024Updated 2 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆24Oct 25, 2024Updated last year
- A tool for detecting Spectre vulnerabilities through fuzzing☆46Aug 25, 2021Updated 5 years ago
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆17Sep 25, 2023Updated 2 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Jul 21, 2026Updated last month
- ☆26Mar 1, 2023Updated 3 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆144Aug 30, 2024Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Artefacts for: "VMScape: Exposing and Exploiting Incomplete Branch Predictor Isolation in Cloud Environments"☆42May 5, 2026Updated 4 months ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- ☆31Feb 20, 2024Updated 2 years ago
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 4 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆113May 12, 2022Updated 4 years ago
- Microarchitectural exploitation and other hardware attacks.☆96Mar 25, 2024Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,229Updated this week
- ☆27Apr 14, 2026Updated 4 months ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Jun 26, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 2 months ago
- Run rocket-chip on FPGA☆78Nov 16, 2025Updated 9 months ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- POC code on side channel attack, including spectre attack and meltdown; verified on the BOOMv3 (smallBoomconfig)☆15Mar 3, 2022Updated 4 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- This repository contains several tools to perform Cache Template Attacks☆165Nov 11, 2025Updated 9 months ago