riscv-boom / boom-attacks
Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
☆61Updated 5 years ago
Alternatives and similar repositories for boom-attacks:
Users that are interested in boom-attacks are comparing it to the libraries listed below
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆60Updated 7 months ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆14Updated 3 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 8 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆103Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆88Updated 3 years ago
- ☆23Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated last year
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆64Updated 6 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆48Updated 3 years ago
- ☆85Updated 2 years ago
- Documentation for RISC-V Spike☆100Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆154Updated 4 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆86Updated this week
- ☆60Updated last month
- RISC-V Torture Test☆183Updated 8 months ago
- RISC-V architecture concurrency model litmus tests☆74Updated last year
- Comment on the rocket-chip source code☆174Updated 6 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆130Updated last year
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆47Updated this week
- ☆78Updated last year
- Chisel Learning Journey☆108Updated last year
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆169Updated 7 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 5 months ago
- ☆34Updated 4 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆150Updated 2 years ago