sycuricon / riscv-spike-sdkView external linksLinks
Run Linux on RISC-V Spike Simulator
☆67Nov 21, 2025Updated 2 months ago
Alternatives and similar repositories for riscv-spike-sdk
Users that are interested in riscv-spike-sdk are comparing it to the libraries listed below
Sorting:
- Run rocket-chip on FPGA☆77Nov 16, 2025Updated 3 months ago
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last week
- ☆16Nov 28, 2024Updated last year
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Apr 11, 2020Updated 5 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- 【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码☆13May 31, 2024Updated last year
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 2 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 3 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- ☆22Nov 3, 2025Updated 3 months ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Aug 10, 2020Updated 5 years ago
- ☆64Dec 4, 2022Updated 3 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated 11 months ago
- ☆10Nov 8, 2019Updated 6 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- simple 4-BIT CPU with 74-serials chip，origin by Kaoru Tonami in his book “How to build a CPU”☆14Oct 19, 2024Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆65Feb 10, 2026Updated last week
- ☆12Sep 18, 2024Updated last year
- ☆14Oct 30, 2024Updated last year
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- ☆13May 8, 2025Updated 9 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- ☆11Dec 23, 2025Updated last month
- A project for learning RISC-V architecture purpose☆26Nov 9, 2023Updated 2 years ago
- A Toy-Purpose TPU Simulator☆21Jun 7, 2024Updated last year
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 9 months ago
- Port of MIT's xv6 OS to 32 bit RISC V☆12Feb 12, 2023Updated 3 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- ☆15Dec 17, 2025Updated 2 months ago
- Sifive All Aboard 系列文章翻译☆11Nov 26, 2021Updated 4 years ago
- ☆29Jun 19, 2025Updated 7 months ago