CTSRD-CHERI / Test-Suite-Transient-ExecutionLinks
Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly
☆15Updated 4 years ago
Alternatives and similar repositories for Test-Suite-Transient-Execution
Users that are interested in Test-Suite-Transient-Execution are comparing it to the libraries listed below
Sorting:
- ☆25Updated 2 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 4 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- ☆35Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated last month
- Security Test Benchmark for Computer Architectures☆21Updated 5 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- ☆91Updated last year
- Code repository for Coppelia tool☆23Updated 4 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 3 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆19Updated 2 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆108Updated 3 years ago
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆10Updated last year
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆53Updated 5 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆21Updated 5 months ago
- ☆85Updated 2 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- ☆12Updated 3 years ago
- New Cache implementation using Gem5☆13Updated 11 years ago
- ☆18Updated 2 years ago
- rv8 benchmark suite☆20Updated 5 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆20Updated 3 weeks ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆131Updated 11 months ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Updated last year