CTSRD-CHERI / Test-Suite-Transient-Execution
Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly
☆15Updated 3 years ago
Alternatives and similar repositories for Test-Suite-Transient-Execution
Users that are interested in Test-Suite-Transient-Execution are comparing it to the libraries listed below
Sorting:
- ☆24Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 2 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 7 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆63Updated 5 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆65Updated last month
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆12Updated 8 months ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆12Updated 2 months ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- ☆35Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆20Updated 3 months ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 6 months ago
- HW interface for memory caches☆26Updated 5 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆10Updated last year
- ☆17Updated 2 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- New Cache implementation using Gem5☆13Updated 11 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆18Updated last year
- ☆12Updated 4 years ago