CTSRD-CHERI / Test-Suite-Transient-ExecutionLinks
Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly
☆17Updated 4 years ago
Alternatives and similar repositories for Test-Suite-Transient-Execution
Users that are interested in Test-Suite-Transient-Execution are comparing it to the libraries listed below
Sorting:
- ☆25Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated this week
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆66Updated 6 years ago
- Security Test Benchmark for Computer Architectures☆21Updated last month
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- MIRAGE (USENIX Security 2021)☆14Updated 2 years ago
- ☆35Updated 4 years ago
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)