Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout generation
☆21Jul 21, 2025Updated 7 months ago
Alternatives and similar repositories for RTL-to-GDSII
Users that are interested in RTL-to-GDSII are comparing it to the libraries listed below
Sorting:
- ☆15May 23, 2024Updated last year
- OpenROAD's Chatbot Assistant☆35Updated this week
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- ☆36Feb 2, 2026Updated last month
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆108Feb 22, 2024Updated 2 years ago
- Vehicle templates with multibody suspension and electric powertrain sized for Formula Student competitions.☆16Feb 25, 2026Updated last week
- skywater 130nm pdk☆44Feb 21, 2026Updated 2 weeks ago
- ☆15Dec 28, 2024Updated last year
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 2 years ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 2 years ago
- ☆12Dec 16, 2025Updated 2 months ago
- ☆10Sep 7, 2023Updated 2 years ago
- CLI tool to fetch users SSH public keys☆10Jan 9, 2020Updated 6 years ago
- ts100 soldering iron - documentation, schematics & software☆14Nov 9, 2022Updated 3 years ago
- KiCAD Design files for the India Navi device☆10Oct 28, 2021Updated 4 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- RIG-Puppy a Quadrupedal robots.☆27Feb 4, 2026Updated last month
- Post-quantum cryptography (PQC) - Falcon☆15Apr 15, 2025Updated 10 months ago
- IoTOS☆12Jan 26, 2026Updated last month
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 11 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- These are my dotfiles. There are many like them, but these ones are mine.☆11Updated this week
- Spatial efficient monospace font family for programming. Built from code.☆10Mar 2, 2026Updated last week
- ☆12Apr 25, 2025Updated 10 months ago
- LEC - Logic Equivalence Checking - Formal Verification☆33Mar 1, 2026Updated last week
- Personal website created with GatsbyJS.☆18Feb 9, 2023Updated 3 years ago
- Runs tscircuit code inside a webworker, view PCBs, schematics and 3D previews☆16Updated this week
- Embedded System Bare-Metal Programming for the STM Nucleo 144 Family. Drivers for DMA,ADC,UART,TIMERS, GPIO,SPI,I2C,RTC,SysTick. No libra…☆14Jun 28, 2025Updated 8 months ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆18Feb 24, 2026Updated last week
- Cornerstone PDK☆16Feb 25, 2026Updated last week
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Generic Oscilloscope Control Class for Python☆22Dec 16, 2011Updated 14 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- ☆18May 5, 2022Updated 3 years ago
- ☆13Jul 25, 2024Updated last year
- A State of the Art MIT-licensed PCB Autorouter☆26Updated this week
- Blinkenlights Berlin☆11Mar 4, 2014Updated 12 years ago
- USB CDC Bootloader for STM32 family MCUs.☆14May 13, 2020Updated 5 years ago