This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory, and comprehensive testbenches. Includes scripts for fast simulation and synthesis using QuestaSim, Vivado and Quartus Prime
☆17Sep 5, 2024Updated last year
Alternatives and similar repositories for AMPA_APB4_Protocol
Users that are interested in AMPA_APB4_Protocol are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆28May 23, 2026Updated 3 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆18Aug 22, 2026Updated last week
- ☆13Feb 1, 2025Updated last year
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆14Aug 26, 2024Updated 2 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- ☆11Feb 11, 2019Updated 7 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆23Aug 6, 2026Updated 3 weeks ago
- ☆49Apr 26, 2024Updated 2 years ago
- Verification IP project for I3C protocol☆29May 28, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆18Aug 27, 2020Updated 6 years ago
- Verilog implementation of pipelined cpu☆13Feb 8, 2021Updated 5 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 8 months ago
- ☆10Oct 16, 2023Updated 2 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- Wishbone is an algorithm to align cells along developmental trajectories with branches☆20May 14, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- This is our Compiler Design project for 6th semester.☆12May 15, 2022Updated 4 years ago
- This is a repository about how you can Controll KK 2.1.5 flght Controller by using the Rapsberry pi 3.☆12Sep 19, 2019Updated 6 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- ☆22Feb 3, 2026Updated 6 months ago
- ☆14Aug 21, 2019Updated 7 years ago
- UVM and System Verilog Manuals☆57Feb 11, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Structured UVM Course☆76Jan 4, 2024Updated 2 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Nov 19, 2023Updated 2 years ago
- Source Code for 'Beginning Perl Programming' by William "Bo" Rothwell☆13Aug 1, 2019Updated 7 years ago
- ☆13Dec 1, 2024Updated last year
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆83Oct 7, 2022Updated 3 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆22Apr 11, 2022Updated 4 years ago