RISC-V Integrated Matrix Development Repository
☆27Oct 30, 2026Updated this week
Alternatives and similar repositories for integrated-matrix-extension
Users that are interested in integrated-matrix-extension are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 3 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆190Apr 1, 2026Updated 7 months ago
- Administrative repository for the Attached Matrix Facility Task Group☆15Dec 11, 2023Updated 2 years ago
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Collection of different communication methods for chip mulitprocessors☆13Jul 20, 2026Updated 3 months ago
- ☆40Mar 6, 2026Updated 7 months ago
- Rocket Chip Generator☆13Jul 31, 2021Updated 5 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- This is the fork of CVA6 intended for PULP development.☆26Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆159Oct 25, 2026Updated last week
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- XuanTie vendor extension Instruction Set spec☆47Oct 15, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- posit (unum type III) integrated Tensorflow.☆11Aug 24, 2019Updated 7 years ago
- GCC for Xuantie RISC-V CPU, the GNU Compiler Collection.☆22Sep 16, 2026Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆36May 17, 2026Updated 5 months ago
- TerosHDL documentation☆13Aug 26, 2026Updated 2 months ago
- Hardfloat using chisel3☆16Sep 23, 2020Updated 6 years ago
- The ISA specification for the Zalasr extension.☆16Mar 6, 2026Updated 7 months ago
- Processor support packages☆23Feb 2, 2021Updated 5 years ago
- Advanced Matrix Extensions (AMX) Guide☆120Jan 11, 2022Updated 4 years ago
- ☆11Feb 28, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- An open-hardware co-design framework for deploying PyTorch models on RISC-V SoCs with custom ML accelerators, enabling rapid design spac…☆15Feb 12, 2025Updated last year
- ☆48Oct 27, 2026Updated last week
- Collected article documents in PDF covering subject with co-simulation, embedded systems, software development and logic design and verif…☆13Sep 16, 2026Updated last month
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆122Sep 24, 2025Updated last year
- 從入門到進階的 Chisel HDL 指南☆14Jun 4, 2026Updated 4 months ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆561Oct 16, 2026Updated 2 weeks ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆226Oct 20, 2026Updated 2 weeks ago
- Adding trace to DesignStart for easier side-channel analysis on the CW305 target. Also supports PhyWhisperer.☆18Feb 19, 2025Updated last year
- hardware implement of huffman coding(written in verilog)☆15Jul 30, 2017Updated 9 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆72Updated this week
- ☆15Oct 26, 2026Updated last week
- ☆14Jan 4, 2023Updated 3 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆53Jul 22, 2026Updated 3 months ago