riscv / integrated-matrix-extensionLinks
RISC-V Integrated Matrix Development Repository
☆15Updated 8 months ago
Alternatives and similar repositories for integrated-matrix-extension
Users that are interested in integrated-matrix-extension are comparing it to the libraries listed below
Sorting:
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- ☆31Updated 3 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- RISC-V Matrix Specification☆22Updated 6 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆34Updated 2 weeks ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last week
- ☆66Updated this week
- Spike with a coherence supported cache model☆13Updated 11 months ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- ☆35Updated 11 months ago
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- ☆15Updated 9 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆30Updated last year
- Administrative repository for the Integrated Matrix Extension Task Group☆25Updated last month
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆51Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆21Updated 6 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆19Updated 6 months ago
- ☆41Updated 5 months ago
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated this week
- ☆91Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆106Updated 2 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago