riscv / integrated-matrix-extensionLinks
RISC-V Integrated Matrix Development Repository
☆18Updated last month
Alternatives and similar repositories for integrated-matrix-extension
Users that are interested in integrated-matrix-extension are comparing it to the libraries listed below
Sorting:
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆29Updated this week
- ☆36Updated 7 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated last month
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 5 months ago
- ☆105Updated last year
- RISC-V Matrix Specification☆23Updated 11 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆65Updated 2 weeks ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 10 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆165Updated 9 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- gem5 FS模式实验手册☆44Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆155Updated 9 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆79Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 4 years ago
- ☆11Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆62Updated 3 months ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- ☆32Updated last year
- ☆16Updated 6 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- ☆46Updated 6 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago