riscv / integrated-matrix-extensionLinks
RISC-V Integrated Matrix Development Repository
☆20Updated last week
Alternatives and similar repositories for integrated-matrix-extension
Users that are interested in integrated-matrix-extension are comparing it to the libraries listed below
Sorting:
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- ☆42Updated 10 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated last month
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated last week
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- RISC-V Matrix Specification☆23Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- ☆109Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆70Updated last month
- cycle accurate Network-on-Chip Simulator☆31Updated 3 weeks ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆74Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆161Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- ☆123Updated this week
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆84Updated 5 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- RiVEC Bencmark Suite☆127Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 4 months ago
- Administrative repository for the Attached Matrix Facility Task Group☆13Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- ☆63Updated 9 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆116Updated 2 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago