RISC-V Integrated Matrix Development Repository
☆27Oct 12, 2026Updated this week
Alternatives and similar repositories for integrated-matrix-extension
Users that are interested in integrated-matrix-extension are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 2 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆187Apr 1, 2026Updated 6 months ago
- ET Accelerator Firmware and Runtime☆52Jul 17, 2026Updated 2 months ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 8 months ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆40Mar 6, 2026Updated 7 months ago
- Rocket Chip Generator☆13Jul 31, 2021Updated 5 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- Administrative repository for the Attached Matrix Facility Task Group☆15Dec 11, 2023Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆158Updated this week
- This is the fork of CVA6 intended for PULP development.☆26Updated this week
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated 11 months ago
- XuanTie vendor extension Instruction Set spec☆47Sep 7, 2026Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆36May 17, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Processor support packages☆23Feb 2, 2021Updated 5 years ago
- GCC for Xuantie RISC-V CPU, the GNU Compiler Collection.☆22Sep 16, 2026Updated 3 weeks ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- The ISA specification for the Zalasr extension.☆16Mar 6, 2026Updated 7 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆69Updated this week
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆51Jul 22, 2026Updated 2 months ago
- ☆19Jul 26, 2024Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Aug 14, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Instruction and files for porting Arm DesignStart to CW305.☆17Dec 6, 2023Updated 2 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated last month
- ☆37Oct 5, 2026Updated last week
- ☆14Jan 4, 2023Updated 3 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆37Oct 6, 2026Updated last week
- ☆22Updated this week
- This Ubuntu Docker container offers a full desktop experience (XFCE) by using the tightvncserver to provide a VNC connection to the conta…☆17Jun 14, 2022Updated 4 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- VNEC: A Vectorized Non-Empty Column Format for SpMV on cross-platform multicore CPUs☆10Feb 6, 2024Updated 2 years ago
- Repo for CHERIoT-SAFE development FPGA platform☆21Sep 21, 2026Updated 3 weeks ago
- ☆15Dec 1, 2022Updated 3 years ago
- NDS Filesystem reading and parsing library☆14Mar 14, 2024Updated 2 years ago
- HDMI core in Chisel HDL☆55Mar 8, 2024Updated 2 years ago
- ☆19May 7, 2026Updated 5 months ago