riscv / integrated-matrix-extensionLinks
RISC-V Integrated Matrix Development Repository
☆15Updated 10 months ago
Alternatives and similar repositories for integrated-matrix-extension
Users that are interested in integrated-matrix-extension are comparing it to the libraries listed below
Sorting:
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- Ventus GPGPU ISA Simulator Based on Spike☆45Updated 2 weeks ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated last month
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- ☆33Updated 4 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- RISC-V Matrix Specification☆22Updated 8 months ago
- ☆37Updated last year
- ☆71Updated this week
- gem5 FS模式实验手册☆43Updated 2 years ago
- ☆52Updated 6 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 7 months ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- ☆92Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆150Updated 5 months ago
- RiVEC Bencmark Suite☆118Updated 8 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- Learn NVDLA by SOMNIA☆34Updated 5 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 10 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- The official NaplesPU hardware code repository☆17Updated 6 years ago
- ☆46Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago