riscv / integrated-matrix-extensionLinks
RISC-V Integrated Matrix Development Repository
☆18Updated last month
Alternatives and similar repositories for integrated-matrix-extension
Users that are interested in integrated-matrix-extension are comparing it to the libraries listed below
Sorting:
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆30Updated 3 weeks ago
- ☆40Updated 8 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated last week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆45Updated 5 months ago
- RISC-V Matrix Specification☆23Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 11 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆66Updated last week
- ☆11Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 5 years ago
- ☆107Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 3 months ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- gem5 FS模式实验手册☆45Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆68Updated 3 months ago
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- ☆58Updated 7 months ago
- ☆88Updated 2 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last month
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆171Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆155Updated 9 months ago
- ☆35Updated this week