riscv / integrated-matrix-extensionLinks
RISC-V Integrated Matrix Development Repository
☆20Updated 2 months ago
Alternatives and similar repositories for integrated-matrix-extension
Users that are interested in integrated-matrix-extension are comparing it to the libraries listed below
Sorting:
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last week
- ☆41Updated 9 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 6 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- ☆108Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆67Updated 3 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- RISC-V Matrix Specification☆24Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆45Updated 11 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 5 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆81Updated 6 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆156Updated 10 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- RiVEC Bencmark Suite☆126Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 6 years ago
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago