xmpf / awesome-risc-vLinks
Curated list of awesome resources related with RISC-V
☆89Updated 2 years ago
Alternatives and similar repositories for awesome-risc-v
Users that are interested in awesome-risc-v are comparing it to the libraries listed below
Sorting:
- A curated list of awesome resources for HDL design and verification☆150Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 7 months ago
- 😎 A curated list of awesome RISC-V implementations☆136Updated 2 years ago
- It contains a curated list of awesome RISC-V Resources.☆220Updated 4 months ago
- RISC-V microcontroller IP core developed in Verilog☆173Updated last month
- ☆323Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆381Updated this week
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- ☆135Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- An awesome curated list of languages and tools to program FPGAs☆63Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆110Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- ☆59Updated 3 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆87Updated 3 months ago
- CORE-V Family of RISC-V Cores☆269Updated 3 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆103Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆263Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆224Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆373Updated 3 weeks ago
- RISC-V System on Chip Template☆158Updated this week
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆179Updated last month
- Communication framework for RTL simulation and emulation.☆287Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Verilog/SystemVerilog Guide☆66Updated last year
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- Naive Educational RISC V processor☆83Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago