xmpf / awesome-risc-vLinks
Curated list of awesome resources related with RISC-V
☆88Updated 3 years ago
Alternatives and similar repositories for awesome-risc-v
Users that are interested in awesome-risc-v are comparing it to the libraries listed below
Sorting:
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- It contains a curated list of awesome RISC-V Resources.☆257Updated 8 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 10 months ago
- A curated list of awesome resources for HDL design and verification☆158Updated last week
- Educational materials for RISC-V☆223Updated 4 years ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆304Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 10 months ago
- RISC-V microcontroller IP core developed in Verilog☆181Updated 5 months ago
- ☆60Updated 3 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 4 years ago
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆196Updated this week
- RiscyOO: RISC-V Out-of-Order Processor☆162Updated 5 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆158Updated 3 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆408Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆176Updated 3 weeks ago
- An awesome curated list of languages and tools to program FPGAs☆65Updated 3 years ago
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆153Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- CORE-V Family of RISC-V Cores☆294Updated 7 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆111Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆117Updated this week
- ☆145Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 3 months ago
- A curated list of awesome HDL, libraries, typical implementation and references.☆38Updated 8 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 10 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆271Updated this week
- Ariane is a 6-stage RISC-V CPU☆144Updated 5 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆94Updated 6 months ago