janweinstock / or1kmvpLinks
An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
☆12Updated 3 months ago
Alternatives and similar repositories for or1kmvp
Users that are interested in or1kmvp are comparing it to the libraries listed below
Sorting:
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆19Updated 8 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆27Updated 3 weeks ago
- PCI Express controller model☆58Updated 2 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- RISC-V Virtual Prototype☆43Updated 3 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆20Updated 7 months ago
- CMake based hardware build system☆29Updated 2 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last month
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- SystemC Common Practices (SCP)☆28Updated 7 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- Qbox☆59Updated last week
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- ☆23Updated 7 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- ☆44Updated 5 years ago
- The Scale4Edge ecosystem VP☆10Updated 2 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆39Updated 2 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago