An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
☆16Mar 25, 2025Updated last year
Alternatives and similar repositories for or1kmvp
Users that are interested in or1kmvp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A modeling library with virtual components for SystemC and TLM simulators☆190May 18, 2026Updated last week
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆30Aug 23, 2018Updated 7 years ago
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- An ARMv8 virtual platform based on QEMU and VCML☆50Apr 15, 2026Updated last month
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆15Mar 19, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Qbox☆92Updated this week
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆18Sep 17, 2013Updated 12 years ago
- Virtual Platform for NVDLA☆164Aug 23, 2018Updated 7 years ago
- A Game Boy emulator written in C++/SystemC TLM-2.0☆36May 17, 2026Updated last week
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆135May 19, 2026Updated last week
- SystemC Reference Implementation☆662May 19, 2026Updated last week
- SystemC Common Practices (SCP)☆35Feb 27, 2026Updated 3 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆307May 19, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Modeling Architectural Platform☆224Updated this week
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- Vector Bazel Rules and Toolchains☆16Mar 2, 2026Updated 2 months ago
- Convert C files into Verilog☆22Jan 27, 2019Updated 7 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆70May 20, 2026Updated last week
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 5 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Nov 2, 2025Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆55May 22, 2026Updated last week
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated 10 months ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆22Nov 23, 2020Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- d-EVD-dual-electric-vehicle-dataset☆13Apr 24, 2026Updated last month
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆39Jun 22, 2025Updated 11 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Lime Digital Signal Processing☆29Nov 25, 2025Updated 6 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆165May 1, 2022Updated 4 years ago
- ☆14Jul 19, 2024Updated last year
- ☆10Oct 23, 2016Updated 9 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆216May 21, 2026Updated last week
- Learn systemC with examples☆136Dec 21, 2022Updated 3 years ago
- RISC-V Virtual Prototype☆188Dec 13, 2024Updated last year