An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
☆17Aug 30, 2026Updated 3 weeks ago
Alternatives and similar repositories for or1kmvp
Users that are interested in or1kmvp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A modeling library with virtual components for SystemC and TLM simulators☆203Updated this week
- An ARMv8 virtual platform based on QEMU and VCML☆51Sep 14, 2026Updated last week
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆32Aug 23, 2018Updated 8 years ago
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆15Mar 19, 2026Updated 6 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Aug 18, 2026Updated last month
- Qbox☆106Updated this week
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆18Sep 17, 2013Updated 13 years ago
- SystemC/TLM-2.0 Co-simulation framework☆309Jun 26, 2026Updated 3 months ago
- A Game Boy emulator written in C++/SystemC TLM-2.0☆38Jun 29, 2026Updated 2 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆60Sep 15, 2026Updated last week
- The OpenRISC 1000 architectural simulator☆80Apr 27, 2025Updated last year
- PCI Express controller model☆80Oct 5, 2022Updated 3 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆140Updated this week
- SystemC Reference Implementation☆693Sep 8, 2026Updated 2 weeks ago
- SystemC Common Practices (SCP)☆39Feb 27, 2026Updated 7 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆319Updated this week
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- Modeling Architectural Platform☆229Updated this week
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Jul 4, 2026Updated 2 months ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- a Bug☆18Apr 13, 2026Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Vector Bazel Rules and Toolchains☆16Mar 2, 2026Updated 6 months ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 6 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- AGX Dynamics for Unreal plugin.☆13Updated this week
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆17Oct 21, 2020Updated 5 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆22Nov 23, 2020Updated 5 years ago
- PyTorch for RISC-V Architecture on OpenEuler 24.03☆13Jun 27, 2024Updated 2 years ago
- GPU-accelerated RePlAce☆14Jun 11, 2024Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆170May 1, 2022Updated 4 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated last year
- Learn systemC with examples☆139Dec 21, 2022Updated 3 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆220May 29, 2026Updated 3 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆45Aug 8, 2026Updated last month
- ☆11Aug 29, 2026Updated 3 weeks ago
- ☆13May 21, 2024Updated 2 years ago