An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
☆17Aug 30, 2026Updated last week
Alternatives and similar repositories for or1kmvp
Users that are interested in or1kmvp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A modeling library with virtual components for SystemC and TLM simulators☆203Updated this week
- An ARMv8 virtual platform based on QEMU and VCML☆51Aug 31, 2026Updated last week
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆31Aug 23, 2018Updated 8 years ago
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆15Mar 19, 2026Updated 5 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Aug 18, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆16Jun 29, 2026Updated 2 months ago
- Qbox☆101Updated this week
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆18Sep 17, 2013Updated 12 years ago
- SystemC/TLM-2.0 Co-simulation framework☆306Jun 26, 2026Updated 2 months ago
- Virtual Platform for NVDLA☆169Aug 23, 2018Updated 8 years ago
- A Game Boy emulator written in C++/SystemC TLM-2.0☆38Jun 29, 2026Updated 2 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆59Aug 24, 2026Updated 2 weeks ago
- The OpenRISC 1000 architectural simulator☆80Apr 27, 2025Updated last year
- PCI Express controller model☆80Oct 5, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Updated this week
- SystemC Reference Implementation☆689Aug 25, 2026Updated last week
- SystemC Common Practices (SCP)☆38Feb 27, 2026Updated 6 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆317Updated this week
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆22Aug 24, 2026Updated last week
- Modeling Architectural Platform☆227Updated this week
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Jul 4, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Vector Bazel Rules and Toolchains☆16Mar 2, 2026Updated 6 months ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 6 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- AGX Dynamics for Unreal plugin.☆13Updated this week
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆22Nov 23, 2020Updated 5 years ago
- my fork of libxml2☆10May 11, 2011Updated 15 years ago
- PyTorch for RISC-V Architecture on OpenEuler 24.03☆13Jun 27, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆168May 1, 2022Updated 4 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated last year
- Learn systemC with examples☆137Dec 21, 2022Updated 3 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆44Aug 8, 2026Updated 3 weeks ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆221May 29, 2026Updated 3 months ago