An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
☆17Aug 30, 2026Updated 2 months ago
Alternatives and similar repositories for or1kmvp
Users that are interested in or1kmvp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenCpuX wrapper for a Unicorn/QEMU ARM core ISS☆10Jun 26, 2026Updated 4 months ago
- An ARMv8 virtual platform based on QEMU and VCML☆51Sep 14, 2026Updated last month
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆14Mar 19, 2026Updated 7 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆207Updated this week
- The OpenCpuX API☆10Jun 26, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆31Aug 23, 2018Updated 8 years ago
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆16Oct 22, 2026Updated 2 weeks ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆18Sep 17, 2013Updated 13 years ago
- Qbox☆111Updated this week
- A Game Boy emulator written in C++/SystemC TLM-2.0☆38Jun 29, 2026Updated 4 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆68Oct 29, 2026Updated last week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Updated this week
- The OpenRISC 1000 architectural simulator☆80Apr 27, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Virtual Platform for NVDLA☆168Aug 23, 2018Updated 8 years ago
- SystemC Reference Implementation☆699Sep 8, 2026Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆312Jun 26, 2026Updated 4 months ago
- VCML integration of Nvidia's NVDLA SystemC model☆14Apr 13, 2021Updated 5 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆61Oct 19, 2026Updated 2 weeks ago
- A simulator for the memory controller scheduler of a 12-core, 4.8 GHz processor using a DDR5 DIMM. It supports multiple DRAM scheduling a…☆14Dec 6, 2023Updated 2 years ago
- PCI Express controller model☆81Oct 5, 2022Updated 4 years ago
- Scripts for XiangShan☆18Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆26Jan 13, 2021Updated 5 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- RISC-V Virtual Prototype☆196Jul 21, 2026Updated 3 months ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆15Jan 30, 2024Updated 2 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- SystemC Common Practices (SCP)☆41Feb 27, 2026Updated 8 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆22Oct 19, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Python-based Spice Simulator☆11Jun 17, 2021Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Oct 30, 2026Updated last week
- a Bug☆18Apr 13, 2026Updated 6 months ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆22Nov 23, 2020Updated 5 years ago
- Qucs-Help documentation☆10Jul 25, 2018Updated 8 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆12Mar 4, 2023Updated 3 years ago