microsoft / calipers

Related projects ⓘ

Alternatives and complementary repositories for calipers

• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆29Updated 6 months ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆40Updated 2 months ago
• riscv / riscv-bfloat16
  ☆30Updated 4 months ago
• microsoft / cusync
  ☆20Updated 9 months ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆29Updated last year
• JohndeVostok / APE
  A GPU FP32 computation method with Tensor Cores.
  ☆18Updated 2 years ago
• harvard-edge / Gables
  ☆13Updated 4 years ago
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆11Updated 7 months ago
• ARM-software / Methodology_for_ArmIE_SVE
  ☆16Updated 5 years ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆102Updated last year
• microsoft / Accera
  Open source cross-platform compiler for compute-intensive loops used in AI algorithms, from Microsoft Research
  ☆103Updated last year
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆37Updated 2 years ago
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆70Updated last year
• fpgasystems / hacc
  ETHZ Heterogeneous Accelerated Compute Cluster.
  ☆29Updated last month
• KhronosGroup / SYCL_Reference
  SYCL Reference Manual
  ☆26Updated 6 months ago
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆17Updated 2 months ago
• ucb-bar / gemmini-rocc-tests
  Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator
  ☆52Updated 2 weeks ago
• iree-org / iree-experimental
  Experiments and prototypes associated with IREE or MLIR
  ☆49Updated 3 months ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆28Updated 3 weeks ago
• jiegec / chisel-memory-lower
  Lower chisel memories to SRAM macros
  ☆10Updated 8 months ago
• aakahlow / gem5Valid_Haswell
  ☆18Updated 4 years ago
• NVlabs / ptxmemorymodel
  ☆47Updated 5 years ago
• spcl / haystack
  Haystack is an analytical cache model that given a program computes the number of cache misses.
  ☆42Updated 5 years ago
• ychen306 / vegen
  ☆27Updated last year
• andidr / teckyl
  An MLIR frontend for tensor expressions
  ☆24Updated 4 years ago
• gem5-graphics / gem5-graphics
  gem5 simulator with a gpgpu+graphics GPU model
  ☆48Updated 4 years ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆23Updated this week
• cslab-ntua / contiguity-isca2020
  Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"
  ☆17Updated 4 years ago
• iree-org / iree-torch
  Torch Frontend for IREE
  ☆25Updated 11 months ago
• SwarmArch / T4
  Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"
  ☆27Updated 2 years ago