microsoft / calipersLinks
Criticality-aware Framework for Modeling Computer Performance
☆33Updated last year
Alternatives and similar repositories for calipers
Users that are interested in calipers are comparing it to the libraries listed below
Sorting:
- ☆38Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- ☆25Updated last year
- Lab assignments for the Agile Hardware Design course☆18Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- ☆87Updated last week
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Updated last year
- SST Architectural Simulation Components and Libraries☆113Updated this week
- The University of Bristol HPC Simulation Engine☆104Updated 5 months ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆192Updated last week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆62Updated 7 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆141Updated last week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆118Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 2 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆131Updated 4 months ago
- RISC-V Matrix Specification☆23Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆59Updated 6 years ago
- ESESC: A Fast Multicore Simulator☆140Updated 3 months ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 5 years ago
- ☆18Updated last year
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated 4 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- ☆76Updated 3 weeks ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆141Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 7 months ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year