microsoft / calipersLinks
Criticality-aware Framework for Modeling Computer Performance
☆33Updated last year
Alternatives and similar repositories for calipers
Users that are interested in calipers are comparing it to the libraries listed below
Sorting:
- ☆38Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- ☆87Updated 3 weeks ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 7 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- SST Architectural Simulation Components and Libraries☆112Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆129Updated 3 months ago
- The University of Bristol HPC Simulation Engine☆104Updated 5 months ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated 3 months ago
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- gem5 simulator with a gpgpu+graphics GPU model☆61Updated 5 years ago
- ☆109Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated 2 years ago
- ☆25Updated last year
- ☆21Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Updated last week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated last week
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- Panopticon is a complete in-DRAM RowHammer mitigation. This code simulates an implementation of Panopticon in DDR5.☆14Updated 2 years ago
- RiVEC Bencmark Suite☆127Updated last year
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- Tutorial Material from the SST Team☆25Updated 5 months ago
- ☆15Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago