Alternatives and similar repositories for calipers

Users that are interested in calipers are comparing it to the libraries listed below

• riscv / riscv-bfloat16
  ☆35Updated 10 months ago
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆31Updated last year
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆40Updated 7 months ago
• firesim / FireMarshal
  Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
  ☆81Updated 5 months ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆35Updated 3 weeks ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆30Updated 2 years ago
• openhwgroup / corev-llvm-project
  ☆13Updated 9 months ago
• aakahlow / gem5Valid_Haswell
  ☆18Updated 5 years ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆33Updated 2 weeks ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆41Updated last year
• CMU-SAFARI / Virtuoso
  Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…
  ☆60Updated last week
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆102Updated last year
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆33Updated 2 months ago
• plctlab / plct-gem5
  upstream: https://github.com/RALC88/gem5
  ☆31Updated last year
• iree-org / iree-llvm-sandbox
  A sandbox for quick iteration and experimentation on projects related to IREE, MLIR, and LLVM
  ☆57Updated last month
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆15Updated 8 years ago
• bring-your-own-core / byoc
  The OpenPiton Platform
  ☆28Updated last year
• NodLabs / mlir-examples
  a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]
  ☆34Updated 4 years ago
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆19Updated last month
• hanhwi / SimPoint
  ☆13Updated 3 years ago
• riscv-non-isa / riscv-semihosting
  ☆30Updated last week
• TeCSAR-UNCC / gem5-SALAM
  ☆91Updated last year
• UCSBarchlab / Charm
  A Language for Closed-form High-level ARchitecture Modeling
  ☆20Updated 5 years ago
• ucb-bar / gemmini-rocc-tests
  Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator
  ☆59Updated 3 months ago
• microsoft / cusync
  ☆27Updated last year
• ucb-bar / virgo
  Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
  ☆28Updated last month
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆40Updated this week
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆12Updated last year
• PacktPublishing / LLVM-Code-Generation
  How to Build an LLVM Backend, published by Packt
  ☆23Updated last week
• iree-org / iree-experimental
  Experiments and prototypes associated with IREE or MLIR
  ☆50Updated 9 months ago