Alternatives and similar repositories for calipers:

Users that are interested in calipers are comparing it to the libraries listed below

• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆40Updated 7 months ago
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆31Updated 11 months ago
• riscv / riscv-bfloat16
  ☆34Updated 9 months ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆30Updated 2 years ago
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆12Updated last year
• harvard-edge / Gables
  ☆14Updated 5 years ago
• TeCSAR-UNCC / gem5-SALAM
  ☆91Updated last year
• openhwgroup / corev-llvm-project
  ☆13Updated 9 months ago
• hanhwi / SimPoint
  ☆12Updated 2 years ago
• afborchert / pointer-chasing
  Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations
  ☆82Updated last year
• mariobadr / statistical-simulation
  Multiple approaches to statistical simulation for computer architects
  ☆15Updated 4 years ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆55Updated this week
• plctlab / plct-gem5
  upstream: https://github.com/RALC88/gem5
  ☆31Updated last year
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆40Updated last week
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆19Updated 3 weeks ago
• CMU-SAFARI / BEER
  BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…
  ☆19Updated 4 years ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆31Updated last week
• rivosinc / hammer
  Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
  ☆30Updated last year
• Xilinx / xacc
  Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
  ☆21Updated last week
• firesim / FireMarshal
  Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
  ☆80Updated 4 months ago
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆15Updated 8 years ago
• ucb-bar / gemmini-rocc-tests
  Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator
  ☆57Updated 2 months ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆33Updated last month
• StanfordAHA / Halide-to-Hardware_archive
  ☆81Updated 2 months ago
• Zhao-Dongyu / sgemm_riscv
  This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…
  ☆20Updated 4 months ago
• ychen306 / vegen
  ☆28Updated 2 years ago
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆101Updated last year
• hkust-adsl / gass
  ☆33Updated 3 years ago
• amin-norollah / PAT-Noxim
  cycle accurate Network-on-Chip Simulator
  ☆27Updated 2 years ago
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆21Updated last week