microsoft / calipersLinks
Criticality-aware Framework for Modeling Computer Performance
☆29Updated 7 months ago
Alternatives and similar repositories for calipers
Users that are interested in calipers are comparing it to the libraries listed below
Sorting:
- ☆35Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆84Updated last month
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- SST Architectural Simulation Components and Libraries☆96Updated last week
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆83Updated last year
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆36Updated 3 months ago
- ☆15Updated 3 years ago
- ☆20Updated 5 years ago
- The University of Bristol HPC Simulation Engine☆98Updated last week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- HeteroCL-MLIR dialect for accelerator design☆41Updated 10 months ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated last month
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆96Updated 2 weeks ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆29Updated 3 years ago
- ☆81Updated 5 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆20Updated last year
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- ☆92Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆40Updated 3 years ago
- Lab assignments for the Agile Hardware Design course☆16Updated last month
- Memory System Microbenchmarks☆63Updated 2 years ago
- Microarchitecture diagrams of several CPUs☆37Updated last week
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆14Updated 5 years ago
- Tutorial Material from the SST Team☆21Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- ☆14Updated 5 years ago