The University of Bristol HPC Simulation Engine
☆104Aug 30, 2025Updated 6 months ago
Alternatives and similar repositories for SimEng
Users that are interested in SimEng are comparing it to the libraries listed below
Sorting:
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆210Feb 8, 2026Updated 2 weeks ago
- Modeling Architectural Platform☆219Updated this week
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆193Feb 20, 2026Updated last week
- A simulator integrates ChampSim and Ramulator.☆19Aug 18, 2025Updated 6 months ago
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- ☆26Mar 13, 2025Updated 11 months ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆673Feb 14, 2026Updated 2 weeks ago
- ☆78Oct 29, 2024Updated last year
- Graph-indexed Pandas DataFrames for analyzing hierarchical performance data☆34Jan 30, 2026Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- ☆41Oct 9, 2025Updated 4 months ago
- ☆38Updated this week
- ☆44Jul 14, 2025Updated 7 months ago
- A machine learning-based computer architecture simulator.☆24Aug 2, 2024Updated last year
- ☆21Feb 6, 2020Updated 6 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆338Feb 16, 2026Updated last week
- Embedded Universal DSL: a good DSL for us, by us☆67Updated this week
- Converting Markdown to Reveal.js Sildes☆12Jan 6, 2026Updated last month
- Automatically exported from code.google.com/p/synchronic☆11Nov 8, 2016Updated 9 years ago
- Goal: a website to automatically train and certify compiler researchers and developers☆10Nov 24, 2019Updated 6 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated last week
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Feb 21, 2026Updated last week
- Cycle-accurate X86-64 simulator based on PTLsim☆30Jun 18, 2023Updated 2 years ago
- ☆33Mar 31, 2025Updated 11 months ago
- ☆18Nov 6, 2024Updated last year
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆87Jul 27, 2023Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Jun 30, 2017Updated 8 years ago
- The Sniper Multi-Core Simulator☆165Oct 18, 2025Updated 4 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆211Aug 8, 2020Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 3 years ago
- ☆10Feb 19, 2017Updated 9 years ago
- A Benchmark Toolkit for Assembly Instructions Using the LLVM JIT☆17Oct 26, 2020Updated 5 years ago
- Documentation for kernel rookie☆10Dec 11, 2020Updated 5 years ago
- 替代spec官方的runspec脚本，可以运行在spec的命令前加上前缀命令，用于收集各种信息☆14Jan 10, 2026Updated last month
- ☆33Feb 9, 2026Updated 2 weeks ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆17Nov 6, 2025Updated 3 months ago
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- Trying to figure various CPU things out☆94Jan 24, 2026Updated last month