robgiorgi / freessLinks
RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm
☆27Updated 2 months ago
Alternatives and similar repositories for freess
Users that are interested in freess are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆32Updated last week
- Advanced Architecture Labs with CVA6☆73Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- ☆33Updated 2 months ago
- ☆90Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆95Updated last month
- DUTH RISC-V Microprocessor☆23Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- HLS for Networks-on-Chip☆39Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- ☆25Updated 4 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Updated 9 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- ☆58Updated 6 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆33Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆70Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆79Updated 2 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- matrix-coprocessor for RISC-V☆29Updated last month
- BlackParrot on Zynq☆47Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago