robgiorgi / freessLinks
RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm
☆25Updated this week
Alternatives and similar repositories for freess
Users that are interested in freess are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- ☆30Updated last month
- Advanced Architecture Labs with CVA6☆68Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- ☆80Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- ☆29Updated 5 years ago
- ☆23Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆53Updated 6 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- matrix-coprocessor for RISC-V☆20Updated 6 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆19Updated last week
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated 6 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- DUTH RISC-V Microprocessor☆22Updated 10 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 5 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆34Updated this week
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago