RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm
☆27Nov 1, 2025Updated 4 months ago
Alternatives and similar repositories for freess
Users that are interested in freess are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Mar 14, 2026Updated last week
- ☆20May 13, 2025Updated 10 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆43Jan 29, 2025Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- ☆27Mar 19, 2021Updated 5 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated this week
- A simple CPU ray tracer written in Rust☆22Mar 10, 2023Updated 3 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆28Jul 27, 2018Updated 7 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Mar 15, 2026Updated last week
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Mar 15, 2026Updated last week
- Automatically exported from code.google.com/p/exercisesheet☆11Dec 17, 2015Updated 10 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- [HPCA 2026 Best Paper Candidate] Official implementation of "Focus: A Streaming Concentration Architecture for Efficient Vision-Language …☆41Feb 8, 2026Updated last month
- Watch live streaming IPTV in Web or Mobile App!☆16Updated this week
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 3 months ago
- RISC-V Nox core☆71Jul 22, 2025Updated 8 months ago
- ☆39Oct 14, 2025Updated 5 months ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated 10 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- ☆18Jul 9, 2025Updated 8 months ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- ASIC implementation flow infrastructure, successor to OpenLane☆327Updated this week
- An Open-Source Design and Verification Environment for RISC-V☆87Apr 21, 2021Updated 4 years ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated last month
- A fork of Xiangshan for AI☆37Mar 16, 2026Updated last week
- ☆18Jul 5, 2023Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Implementation of TAGE Branch Predictor - currently considered state of the art☆53Sep 6, 2014Updated 11 years ago
- Championship Branch Prediction 2025☆69May 19, 2025Updated 10 months ago
- This repo hold information on the open-standard OVP APIs☆18Dec 11, 2025Updated 3 months ago