RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm
☆27Nov 1, 2025Updated 4 months ago
Alternatives and similar repositories for freess
Users that are interested in freess are comparing it to the libraries listed below
Sorting:
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆37Jan 29, 2025Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Feb 22, 2026Updated last week
- ☆26Mar 19, 2021Updated 4 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Feb 24, 2026Updated last week
- ☆18May 13, 2025Updated 9 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- A simple CPU ray tracer written in Rust☆22Mar 10, 2023Updated 2 years ago
- ☆18Jul 5, 2023Updated 2 years ago
- A fork of Xiangshan for AI☆36Feb 6, 2026Updated 3 weeks ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆21Apr 13, 2023Updated 2 years ago
- ☆22Sep 24, 2023Updated 2 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆28Jul 27, 2018Updated 7 years ago
- ASIC implementation flow infrastructure, successor to OpenLane☆308Updated this week
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- this is a repository based on gem5 and aims to be modified for CXL☆29Jul 29, 2023Updated 2 years ago
- This repository describes I/O traces of Google storage servers and disks synthesized by Thesios. Thesios synthesizes representative I/O t…☆25Apr 29, 2024Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- Qbox☆83Updated this week
- ☆32Jan 21, 2026Updated last month
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- vector accelerating unit☆35Dec 1, 2020Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- RISC-V Nox core☆71Jul 22, 2025Updated 7 months ago
- A Full-System Simulator for CXL-Based SSD Memory System☆39Dec 24, 2024Updated last year
- ☆24Nov 14, 2023Updated 2 years ago
- ☆38Oct 21, 2025Updated 4 months ago
- Modeling Architectural Platform☆221Updated this week
- ☆12Aug 12, 2022Updated 3 years ago