RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm
☆36Nov 1, 2025Updated 8 months ago
Alternatives and similar repositories for freess
Users that are interested in freess are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆29Jul 6, 2026Updated 2 weeks ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- ☆19Jul 9, 2026Updated 2 weeks ago
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open source ISS and logic RISC-V 32 bit project☆62Jan 20, 2026Updated 6 months ago
- ☆15May 8, 2025Updated last year
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Branch predictor simulation framework for the Last-Level Branch Predictor☆38Dec 3, 2025Updated 7 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆54Jul 14, 2026Updated last week
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 7 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆39Jul 20, 2024Updated 2 years ago
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆18May 31, 2026Updated last month
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 8 months ago
- Advanced Architecture Labs with CVA6☆81Jan 16, 2024Updated 2 years ago
- ☆27Mar 19, 2021Updated 5 years ago
- ☆12Updated this week
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆103Jul 3, 2026Updated 2 weeks ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A simple CPU ray tracer written in Rust☆22Mar 10, 2023Updated 3 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆22Apr 13, 2023Updated 3 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆26Mar 29, 2025Updated last year
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 3 weeks ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- The GenSim project☆14Sep 13, 2023Updated 2 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 3 months ago
- ☆14Apr 28, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- Testing processors with Random Instruction Generation☆60Jan 13, 2026Updated 6 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆19Feb 27, 2025Updated last year
- ☆33Mar 31, 2025Updated last year
- Implementation of TAGE Branch Predictor - currently considered state of the art☆55Sep 6, 2014Updated 11 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆29Jul 27, 2018Updated 7 years ago