vherdt / riscv-vpView external linksLinks
RISC-V Virtual Prototype
☆46Oct 1, 2021Updated 4 years ago
Alternatives and similar repositories for riscv-vp
Users that are interested in riscv-vp are comparing it to the libraries listed below
Sorting:
- RISC-V Virtual Prototype☆186Dec 13, 2024Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Feb 9, 2026Updated last week
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆17Sep 17, 2013Updated 12 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Jan 12, 2026Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆268May 21, 2025Updated 8 months ago
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆15Sep 22, 2025Updated 4 months ago
- RISC-V SystemC-TLM simulator☆338Nov 8, 2025Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Feb 6, 2020Updated 6 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- ☆194Dec 14, 2023Updated 2 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆129Feb 9, 2026Updated last week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Jan 6, 2026Updated last month
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆26Nov 14, 2022Updated 3 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Updated this week
- Simodense: a RISC-V softcore for custom SIMD instructions☆17May 19, 2025Updated 8 months ago
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 3 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- Large-scale Bound-constrained Optimization☆14Jul 27, 2021Updated 4 years ago
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆30Aug 23, 2018Updated 7 years ago
- RISCV model for Verilator/FPGA targets☆53Oct 17, 2019Updated 6 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆52Jan 31, 2026Updated 2 weeks ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆35Mar 8, 2023Updated 2 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆15May 26, 2021Updated 4 years ago
- Vector Bazel Rules and Toolchains☆14Jan 26, 2026Updated 3 weeks ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆37Updated this week
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- USB2.0 Device Controller IP Core☆14Aug 18, 2023Updated 2 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆179Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 3 months ago
- RiVEC Bencmark Suite☆127Nov 27, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆460May 15, 2025Updated 9 months ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆14Jan 25, 2026Updated 3 weeks ago