This repo contains instructions, benchmarks, and files for running user space networking in gem5 simulator.
☆11Aug 1, 2024Updated last year
Alternatives and similar repositories for gem5-dpdk-setup
Users that are interested in gem5-dpdk-setup are comparing it to the libraries listed below
Sorting:
- this is a repository based on gem5 and aims to be modified for CXL☆29Jul 29, 2023Updated 2 years ago
- Smart Object Oriented Operating system is a lightweight and full featured operating system devoted to embedded systems, currently mainly …☆13Feb 16, 2026Updated last week
- Ankama新游戏Waven Beta测试专用汉化启动器☆10Aug 20, 2023Updated 2 years ago
- FPGA version of Rodinia in HLS C/C++☆40Dec 24, 2020Updated 5 years ago
- ☆12Apr 15, 2025Updated 10 months ago
- Altair8800_Mister☆13Dec 9, 2025Updated 2 months ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆44Oct 15, 2025Updated 4 months ago
- A standalone CXL-enabled system simulator.☆18Jan 10, 2026Updated last month
- Chameleon: A MatMul-Free TCN Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data☆25Jun 6, 2025Updated 8 months ago
- ☆14Oct 30, 2024Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Updated this week
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated this week
- Tutorial Exercises and Code for GPU Communications Tutorial at HOT Interconnects 2025☆31Oct 22, 2025Updated 4 months ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Supplementary Material to accompany the paper, DJ Warne, SA Sisson, C Drovandi (2019) Acceleration of expensive computations in Bayesian…☆13Oct 23, 2020Updated 5 years ago
- ☆13Aug 14, 2023Updated 2 years ago
- Python library (C++ backend) for degree-preserving network randomization☆14Oct 14, 2019Updated 6 years ago
- R-package: Bayesian variable selection, model choice, and regularized estimation for (spatial) generalized additive mixed regression …☆14Oct 22, 2024Updated last year
- Mallacc: Accelerating Memory Allocation☆13Jan 2, 2018Updated 8 years ago
- ☆10Jan 21, 2018Updated 8 years ago
- ☆12Mar 11, 2021Updated 4 years ago
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 5 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Feb 5, 2018Updated 8 years ago
- ☆14Nov 30, 2023Updated 2 years ago
- ESnet SmartNIC hardware design repository.☆61Updated this week
- ☆18Jul 20, 2022Updated 3 years ago
- genome sequence alignment☆14Oct 9, 2019Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Feb 6, 2020Updated 6 years ago
- ☆13Sep 10, 2018Updated 7 years ago
- Data on the technological process of microprocessors, networks, telescopes, etc.☆16Jul 21, 2022Updated 3 years ago
- gemc website:☆15Feb 7, 2025Updated last year
- ☆14Feb 14, 2022Updated 4 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- ☆17Nov 18, 2025Updated 3 months ago
- ☆27Jan 12, 2026Updated last month
- RedEye is a vision sensor designed to execute early stages of a deep convolutional neural network (ConvNet) in the analog domain. This re…☆14Dec 16, 2016Updated 9 years ago
- A POSIX Filesystem for Enclaves with a Mechanized Safety Proof☆17Sep 20, 2019Updated 6 years ago