Workspace Integration Tool
☆23Nov 6, 2020Updated 5 years ago
Alternatives and similar repositories for wit
Users that are interested in wit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- The SiFive wake build tool☆94Updated this week
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- 👾 Design ∪ Hardware☆79Updated this week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Updated this week
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- A Simple to use build environment for parallella using yocto☆13Jul 28, 2025Updated last year
- ☆12Apr 29, 2022Updated 4 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- Verilog for Julia☆52Apr 18, 2017Updated 9 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆11Jul 21, 2020Updated 6 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- OpenPOWER Foundation General Information & Repository Listing☆31Mar 28, 2022Updated 4 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 7 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- ☆11Nov 13, 2020Updated 5 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 9 years ago
- Import and export IP-XACT XML register models☆39Nov 5, 2025Updated 10 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- Hardware-assisted Data-flow Isolation☆29Jan 28, 2018Updated 8 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 7 months ago
- ☆31Aug 19, 2019Updated 7 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Aug 24, 2026Updated 3 weeks ago
- Craft 2 top-level repository☆14May 15, 2019Updated 7 years ago
- Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD☆27Feb 12, 2023Updated 3 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆16Jun 15, 2016Updated 10 years ago