IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino
☆11Dec 11, 2019Updated 6 years ago
Alternatives and similar repositories for pulpinoexperiment
Users that are interested in pulpinoexperiment are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆265Oct 6, 2026Updated last week
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Oct 9, 2026Updated last week
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15May 10, 2019Updated 7 years ago
- ☆16Updated this week
- Query TNEA and JOSAA Counselling Details.☆12Sep 23, 2024Updated 2 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Updated this week
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 7 years ago
- ☆31Aug 19, 2019Updated 7 years ago
- Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD☆27Feb 12, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python-based IP-XACT parser and utilities☆142Jun 13, 2024Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆39Sep 21, 2026Updated 3 weeks ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- ☆16Jan 17, 2023Updated 3 years ago
- The robot base on ZedBoard☆16Jul 3, 2014Updated 12 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- Workspace Integration Tool☆23Nov 6, 2020Updated 5 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The NandBug Software☆13May 23, 2020Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- Python script for controlling the debug-jtag port of riscv cores☆16Mar 27, 2021Updated 5 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- ☆12May 20, 2021Updated 5 years ago
- ☆15Jan 30, 2013Updated 13 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 4 years ago
- an open source uvm verification platform for e200 (riscv)☆31May 5, 2018Updated 8 years ago
- ☆33Jul 28, 2020Updated 6 years ago
- microKanren sagittarius/larceny☆11Jun 13, 2015Updated 11 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago