karlfant / NCL_sandboxLinks
Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determined design in a familiar context. The tools used are Icarus verilog and gtkwave.
☆15Updated 8 years ago
Alternatives and similar repositories for NCL_sandbox
Users that are interested in NCL_sandbox are comparing it to the libraries listed below
Sorting:
- ☆36Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated last week
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- M-extension for RISC-V cores.☆31Updated 6 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Source-Opened RISCV for Crypto☆16Updated 3 years ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- Platform Level Interrupt Controller☆40Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- RISC-V processor☆31Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Tools for FPGA development.☆45Updated 2 years ago
- OpenFPGA☆34Updated 7 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- ☆10Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago