Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determined design in a familiar context. The tools used are Icarus verilog and gtkwave.
☆15Jun 15, 2016Updated 9 years ago
Alternatives and similar repositories for NCL_sandbox
Users that are interested in NCL_sandbox are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- Fine Grain FPGA Overlay Architecture and Tools☆27Nov 5, 2021Updated 4 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Oct 19, 2014Updated 11 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆43May 12, 2016Updated 9 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 8 years ago
- manage my star project on github☆11Jul 23, 2020Updated 5 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- A new CASPER toolflow based on an HDL primitives library☆17Apr 11, 2012Updated 13 years ago
- Recent works have demonstrated that deep learning algorithms were very efficient to conduct security evaluations of embedded systems and …☆14Mar 13, 2019Updated 7 years ago
- A simple Makefile based project for WCH's CHV32V range of RISCV uControllers☆14Jun 22, 2025Updated 9 months ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆14May 3, 2012Updated 13 years ago
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 3 years ago
- A toy c compiler written in python☆11Jan 9, 2024Updated 2 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Jan 10, 2018Updated 8 years ago
- Get results from search engines.☆12Nov 21, 2022Updated 3 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Dec 3, 2020Updated 5 years ago
- ☆25Sep 27, 2018Updated 7 years ago
- A template for building new projects/platforms using the BOOM core.☆25Jan 14, 2019Updated 7 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- FPGA based modular synth.☆19Jan 8, 2017Updated 9 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- stock debian riscv64 linux for the starfive visionfive v2☆13Oct 11, 2024Updated last year
- ☆15Dec 1, 2014Updated 11 years ago
- ☆15Mar 19, 2022Updated 4 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- Cross-Domain DPA Attack on SAML11☆17Jul 14, 2019Updated 6 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Oct 20, 2019Updated 6 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- 9444 RISC-V 64IMA CPU and related tools and peripherals.☆27May 20, 2021Updated 4 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Oct 7, 2019Updated 6 years ago
- Simple SDRAM Controller for DE10-Lite.☆13Jan 20, 2019Updated 7 years ago