ThalesGroup / RISC-V-IoT-Contest

Related projects ⓘ

Alternatives and complementary repositories for RISC-V-IoT-Contest

• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆35Updated 3 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆17Updated 4 years ago
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆56Updated 5 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated last week
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆30Updated 10 months ago
• riscv-non-isa / server-soc
  The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …
  ☆20Updated last month
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆20Updated 4 years ago
• acjf3 / l3mips
  L3 based MIPS specification and emulator
  ☆15Updated 3 years ago
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆34Updated last year
• daniellustig / pipecheck
  ☆18Updated 9 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆34Updated 8 months ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆29Updated 2 years ago
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆25Updated this week
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆52Updated 4 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆135Updated last month
• pulp-platform / bigpulp
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆50Updated 2 years ago
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 7 years ago
• zhemao / riscv-dma
  A DMA Controller for RISCV CPUs
  ☆14Updated 9 years ago
• mit-ll / CEP
  The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…
  ☆60Updated last year
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆11Updated 3 years ago
• lowRISC / rocket
  ☆29Updated 7 years ago
• daniellustig / coatcheck
  COATCheck
  ☆12Updated 6 years ago
• sifive / last-week-in-risc-v
  Weekly RISC-V Newsletter
  ☆28Updated 5 years ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆40Updated 6 years ago
• riscv / riscv-test-env
  ☆40Updated 5 months ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆28Updated 6 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆46Updated 7 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆29Updated 2 months ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆71Updated last month