☆16Aug 21, 2019Updated 6 years ago
Alternatives and similar repositories for efcad
Users that are interested in efcad are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25Mar 27, 2020Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- FOS - FPGA Operating System☆74Oct 22, 2020Updated 5 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 9 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 9 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆44Oct 21, 2019Updated 6 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- Library code for upcoming RetroClash book☆10Feb 22, 2025Updated last year
- ☆18Dec 27, 2024Updated last year
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated last year
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Apr 12, 2017Updated 8 years ago
- Board files to build the ZCU111 PYNQ image☆21Oct 11, 2022Updated 3 years ago
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- ☆13Jun 20, 2023Updated 2 years ago
- ☆11Dec 23, 2022Updated 3 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- ☆30Mar 2, 2021Updated 5 years ago
- ☆10Jan 18, 2019Updated 7 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Tool for automatic MC/DC in C and in Python.☆21Sep 5, 2019Updated 6 years ago
- 😾CET6Cat英语六级辅导网(服务端)，Django REST framework。☆10Aug 13, 2019Updated 6 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- License Plate Recognition C++ Class (Using OpenCV library)☆27Feb 19, 2014Updated 12 years ago
- Good Technology Standard (GTS:2019-DRAFT-1)☆15Dec 28, 2018Updated 7 years ago
- Project Moved☆66Nov 23, 2018Updated 7 years ago
- Python基于YOLOv5的闯红灯检测系统（完整源码＆UI操作界面＆部署教程）☆18Nov 18, 2023Updated 2 years ago
- A Clash playground/starter kit, using Nix☆36Feb 8, 2019Updated 7 years ago
- Flask app to use Google Contacts as a phone directory for Cisco 79xx IP phones.☆19Nov 14, 2013Updated 12 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- Efficient Approximate Page Rank Algorithm (based on “Local graph partitioning using PageRank vectors” by Andersen, Chung, and Lang)☆10Apr 14, 2014Updated 11 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- A Verilog AMBA AHB Multilayer interconnect generator☆12Aug 8, 2017Updated 8 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆110Feb 12, 2025Updated last year
- A Audio Interface for the Zedboard☆30Apr 13, 2015Updated 10 years ago