khoapham / efcadLinks
☆14Updated 6 years ago
Alternatives and similar repositories for efcad
Users that are interested in efcad are comparing it to the libraries listed below
Sorting:
- ☆24Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- FOS - FPGA Operating System☆71Updated 4 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- ☆67Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆11Updated 6 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆16Updated last year
- ☆15Updated 2 years ago
- ☆88Updated 2 years ago
- Chisel components for FPGA projects☆126Updated last year
- Modular Multi-ported SRAM-based Memory☆31Updated 9 months ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- Hot & Spicy tool suite☆23Updated 3 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Updated 7 years ago