I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.
☆26Jul 23, 2023Updated 2 years ago
Alternatives and similar repositories for 100DaysOfRtl
Users that are interested in 100DaysOfRtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Jun 4, 2024Updated last year
- ☆10Oct 16, 2023Updated 2 years ago
- ☆117Dec 24, 2023Updated 2 years ago
- ☆44Jul 20, 2023Updated 2 years ago
- ☆18Feb 26, 2024Updated 2 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆112Jul 9, 2023Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- ☆11Apr 22, 2024Updated last year
- ☆16Mar 27, 2024Updated 2 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Nov 6, 2022Updated 3 years ago
- ☆23Feb 10, 2024Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆83Oct 28, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆14Sep 27, 2022Updated 3 years ago
- ☆18Jun 12, 2023Updated 2 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- 100 Days of RTL☆408Aug 15, 2024Updated last year
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆13Nov 19, 2023Updated 2 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- SystemVerilog examples and projects☆20Jun 10, 2025Updated 9 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 5 years ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆59Jan 30, 2026Updated last month
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Apr 26, 2023Updated 2 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆64May 8, 2021Updated 4 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆62Jul 5, 2024Updated last year
- VIP for AXI Protocol☆166May 24, 2022Updated 3 years ago
- RISC-V Online Help☆36Aug 13, 2025Updated 7 months ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆128May 14, 2022Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆86Mar 19, 2026Updated last week
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆28Oct 31, 2021Updated 4 years ago
- Verification IP for APB protocol☆75Dec 18, 2020Updated 5 years ago
- ☆14Mar 9, 2026Updated 2 weeks ago
- Verilog Project☆21Aug 30, 2021Updated 4 years ago
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆12Apr 24, 2023Updated 2 years ago