D-curs-D / Inverter-design-and-analysis-using-sky130pdk
Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools
☆109Updated 2 years ago
Alternatives and similar repositories for Inverter-design-and-analysis-using-sky130pdk:
Users that are interested in Inverter-design-and-analysis-using-sky130pdk are comparing it to the libraries listed below
- opensource EDA tool flor VLSI design☆32Updated last year
- ☆22Updated last year
- This repo provide an index of VLSI content creators and their materials☆147Updated 7 months ago
- ☆106Updated last year
- ☆9Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 9 months ago
- ☆14Updated last year
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆11Updated 2 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Updated 4 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated 10 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆17Updated 11 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆235Updated 8 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆68Updated last year
- ☆16Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 4 months ago
- ☆39Updated last year
- Solve one design problem each day for a month☆40Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- ☆16Updated 8 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆66Updated last year
- Trying to get a new skill☆21Updated 3 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆150Updated 4 months ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- ☆16Updated last year