antonson-j1 / SHA256-Accelerator-Hardware
This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU. The project focuses on multiple implementations of the accelerator with gradual improvements through spatial pre-computation techniques and pipelining. The SHA256 accelerators are implemented using Verilog an…
☆20Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for SHA256-Accelerator-Hardware
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆146Updated this week
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- Implementing Different Adder Structures in Verilog☆60Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆59Updated last month
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆22Updated 2 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆110Updated 6 years ago
- A verilog implementation for Network-on-Chip☆67Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆138Updated this week
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 8 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆68Updated 6 years ago
- Advanced Architecture Labs with CVA6☆49Updated 10 months ago
- ☆75Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- ☆26Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- ☆67Updated 10 years ago
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- Vector processor for RISC-V vector ISA☆110Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆32Updated 4 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago