This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU. The project focuses on multiple implementations of the accelerator with gradual improvements through spatial pre-computation techniques and pipelining. The SHA256 accelerators are implemented using Verilog an…
☆31Dec 12, 2021Updated 4 years ago
Alternatives and similar repositories for SHA256-Accelerator-Hardware
Users that are interested in SHA256-Accelerator-Hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 7 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- ☆36Nov 4, 2024Updated last year
- Implementation of RISC-V RV32I☆28Aug 30, 2022Updated 3 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Sep 8, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆96Oct 17, 2025Updated 5 months ago
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆18Dec 16, 2017Updated 8 years ago
- This repository is meant to be a guide for building your own prefetcher for CPU caches and evaluating it, using ChampSim simulator☆46Feb 2, 2022Updated 4 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- FPGA-CNN Application for fruit detection based on Logos-PGL22G Board☆14Aug 24, 2022Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆84Oct 28, 2023Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 9 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆140Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Aug 26, 2021Updated 4 years ago
- TinkerCAD Resources for Freshies Orientation 2020☆10Jan 3, 2021Updated 5 years ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- ☆15Jul 30, 2021Updated 4 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- bwt: An ANSI C implementation of the Burrows-Wheeler transformation (BWT)☆18Sep 20, 2019Updated 6 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- 电子科技大学示范性微电子学院微嵌课程配套代码☆15Dec 10, 2025Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆12Apr 18, 2024Updated last year
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- Asymmetric Numeral Systems - Tabled ANS, C Implementation☆15Mar 20, 2019Updated 7 years ago
- ☆16Mar 22, 2021Updated 5 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- ☆22Nov 11, 2025Updated 4 months ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆16Apr 22, 2022Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆19Aug 19, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆25Jul 9, 2025Updated 8 months ago
- FFT algorithm for fpga☆25Aug 17, 2021Updated 4 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 4 months ago
- zero-riscy CPU Core☆18Jun 10, 2018Updated 7 years ago
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated 10 months ago
- Arduino compatible Risc-V Based SOC☆160Jul 14, 2024Updated last year