antonson-j1 / SHA256-Accelerator-HardwareLinks
This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU. The project focuses on multiple implementations of the accelerator with gradual improvements through spatial pre-computation techniques and pipelining. The SHA256 accelerators are implemented using Verilog an…
☆28Updated 4 years ago
Alternatives and similar repositories for SHA256-Accelerator-Hardware
Users that are interested in SHA256-Accelerator-Hardware are comparing it to the libraries listed below
Sorting:
- Implementing Different Adder Structures in Verilog☆76Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated 2 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆185Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆140Updated 7 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆126Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆98Updated last year
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Updated 4 years ago
- This is a detailed SystemVerilog course☆130Updated 10 months ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆199Updated 4 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆56Updated last year
- SoC Based on ARM Cortex-M3☆34Updated 7 months ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆67Updated last year
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- This is a tutorial on standard digital design flow☆81Updated 4 years ago
- BlackParrot on Zynq☆47Updated 2 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated 3 weeks ago
- A verilog implementation for Network-on-Chip☆78Updated 7 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆142Updated 6 years ago
- round robin arbiter☆77Updated 11 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆41Updated 4 months ago
- A Fast, Low-Overhead On-chip Network☆257Updated 2 weeks ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆51Updated 10 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆76Updated 5 years ago
- Vector processor for RISC-V vector ISA☆133Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆196Updated 3 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 3 years ago