t-kuha / sdsoc
SDSoC example projects
☆13Updated 4 years ago
Alternatives and similar repositories for sdsoc:
Users that are interested in sdsoc are comparing it to the libraries listed below
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆25Updated 8 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- HOG + SVM on FPGA☆26Updated 4 years ago
- Image Processing on FPGA using VHDL☆41Updated 10 years ago
- ☆83Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆107Updated 5 years ago
- ☆45Updated 5 years ago
- Xilinx Deep Learning IP☆91Updated 3 years ago
- Caffe to VHDL☆67Updated 4 years ago
- A multi-board Extended Kalman Filter (EKF)☆31Updated 6 years ago
- ☆87Updated 5 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 6 years ago
- ☆19Updated 7 years ago
- ☆27Updated 7 years ago
- This project is trying to create a base vitis platform to run with DPU☆46Updated 4 years ago
- Python package which accelerates OpenCV image filtering functions for the PYNQ framework☆46Updated 6 years ago
- YOLO object detector for Movidius Neural Compute Stick (NCS)☆52Updated 7 years ago
- Xilinx Contest Kshitij 2019☆19Updated last year
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- ☆55Updated 2 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- Board files to build Ultra 96 PYNQ image☆154Updated 4 months ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions☆25Updated 6 years ago
- ☆105Updated 5 years ago
- Adding PR to the PYNQ Overlay☆17Updated 8 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 6 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆54Updated 5 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Updated 7 years ago