upc-arco / modern-gpu-simulator-micro-2025Links
Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"
☆31Updated last week
Alternatives and similar repositories for modern-gpu-simulator-micro-2025
Users that are interested in modern-gpu-simulator-micro-2025 are comparing it to the libraries listed below
Sorting:
- ☆29Updated 3 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆100Updated 5 months ago
- A Cycle-level simulator for M2NDP☆31Updated 2 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆57Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆36Updated 10 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆26Updated 2 months ago
- ☆65Updated 4 years ago
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆55Updated last year
- ☆27Updated 10 months ago
- ☆78Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 7 years ago
- ☆29Updated 3 years ago
- Performance Prediction Toolkit for GPUs☆37Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆29Updated last year
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆13Updated 6 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- ☆26Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆39Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- EQueue Dialect☆39Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- FRAME: Fast Roofline Analytical Modeling and Estimation☆38Updated 2 years ago
- ☆101Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆65Updated 10 months ago