Implementation of 5 Stage 32I RISC V Pipeline Processor.
☆37Sep 6, 2024Updated 2 years ago
Alternatives and similar repositories for RISC-V-32I-5-stage-Pipeline-Core
Users that are interested in RISC-V-32I-5-stage-Pipeline-Core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Simple RV32I CPU core implemented in Verilog☆14Jan 4, 2026Updated 10 months ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- A 5-stage pipelined, rv32i core with branch prediction and hazard detection☆15Dec 11, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆21May 8, 2025Updated last year
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆19Sep 5, 2024Updated 2 years ago
- 数字IC验证学习笔记：SV/UVM/AMBA总线（AXI/APB/AHB/AXI-Lite/AXI-Stream）+ 数字IC验证校招面经☆44Oct 17, 2026Updated 3 weeks ago
- This repository contains the design files of RISC-V Single Cycle Core☆90Dec 14, 2023Updated 2 years ago
- ESP32 esp-idf MPU6050 component☆12Mar 28, 2022Updated 4 years ago
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆18Aug 22, 2026Updated 2 months ago
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆35May 1, 2021Updated 5 years ago
- Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U).☆10Dec 14, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- Verilog implementation of a ultrasonic radar☆21Jan 7, 2018Updated 8 years ago
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆87Sep 18, 2026Updated last month
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- A version of PicoSoc that runs from BRAM, with extra peripherals☆12Oct 26, 2019Updated 7 years ago
- cryptographic keystream generators in pure Verilog.☆53Oct 31, 2026Updated last week
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆29Aug 29, 2026Updated 2 months ago
- A Python to Emacs-Lisp Compiler☆12Feb 27, 2017Updated 9 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Aug 14, 2023Updated 3 years ago
- ☆15Sep 27, 2022Updated 4 years ago
- An inhouse RISC-V 32-bits CPU☆22Updated this week
- ☆11Aug 9, 2022Updated 4 years ago
- FPGA-Based Logic Analyzer☆15Apr 18, 2016Updated 10 years ago
- Codebase for layer wise N:M pruning pattern assignment for LLMs☆16Aug 5, 2025Updated last year
- RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates☆27May 17, 2026Updated 5 months ago
- Tutorial☆16Jun 13, 2020Updated 6 years ago
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The SHA2-256 hash function in x86 IA-32 assembly☆12Jan 15, 2020Updated 6 years ago
- ☆13Dec 2, 2021Updated 4 years ago
- C++17 Neural Network (NN), Convolutional Neural Network (CNN) and Deep Learning for Esp32 on IDF from scratch☆25Aug 23, 2023Updated 3 years ago
- The ZipCPU blog☆20Jul 18, 2026Updated 3 months ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆13Dec 26, 2024Updated last year
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated 2 years ago
- CDE: Code, Data, and Environment packaging for Linux☆10Jun 7, 2018Updated 8 years ago