Implementation of 5 Stage 32I RISC V Pipeline Processor.
☆16Sep 6, 2024Updated last year
Alternatives and similar repositories for RISC-V-32I-5-stage-Pipeline-Core
Users that are interested in RISC-V-32I-5-stage-Pipeline-Core are comparing it to the libraries listed below
Sorting:
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆34Oct 29, 2023Updated 2 years ago
- verilog实现systolic array及配套IO☆12Dec 2, 2024Updated last year
- Radix-4 1024 point fft in verilog☆13Apr 29, 2020Updated 5 years ago
- This repository contains the design files of RISC-V Pipeline Core☆66May 11, 2023Updated 2 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆59May 8, 2021Updated 4 years ago
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- Extension giúp ta tự động điền form Quy chế + Pháp Luật - HUST☆29Dec 30, 2025Updated 2 months ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Nov 25, 2024Updated last year
- C++17 Neural Network (NN), Convolutional Neural Network (CNN) and Deep Learning for Esp32 on IDF from scratch☆23Aug 23, 2023Updated 2 years ago
- Some test files for STM32 series of processors☆24Feb 11, 2026Updated 2 weeks ago
- UART implementation using verilog☆34Feb 14, 2023Updated 3 years ago
- ESP32-BONGO-CAT☆38Jun 26, 2024Updated last year
- ☆49Apr 19, 2024Updated last year
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆70Dec 16, 2025Updated 2 months ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆32May 1, 2021Updated 4 years ago
- ☆36Apr 20, 2021Updated 4 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- Code repo for https://armasm.com☆44Jan 11, 2024Updated 2 years ago
- Source code of the PPoPP '22 paper: "TileSpGEMM: A Tiled Algorithm for Parallel Sparse General Matrix-Matrix Multiplication on GPUs" by Y…☆46May 22, 2024Updated last year
- Verilog Implementation of 32-bit Floating Point Adder☆46May 4, 2020Updated 5 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆66Feb 18, 2024Updated 2 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆74Nov 15, 2021Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆77Nov 2, 2020Updated 5 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆81Dec 14, 2023Updated 2 years ago
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆93Sep 20, 2023Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆120Nov 10, 2025Updated 3 months ago
- ☆172Dec 2, 2025Updated 3 months ago
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 6 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆146Dec 2, 2019Updated 6 years ago
- Pico controller for Chunithm-type rhythm game☆163Jan 21, 2026Updated last month
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆145Jul 17, 2022Updated 3 years ago
- Basic RISC-V Test SoC☆175Apr 7, 2019Updated 6 years ago
- LoRa device driver as a kernel module☆143Jun 4, 2019Updated 6 years ago
- My coursework for Machine Learning (2021 Spring) at National Taiwan University (NTU)☆170Feb 19, 2022Updated 4 years ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆197Apr 2, 2023Updated 2 years ago
- 《C++ Primer 中文版（第 5 版）》学习仓库，包括笔记和课后练习答案。☆218Apr 7, 2023Updated 2 years ago
- Flash-LLM: Enabling Cost-Effective and Highly-Efficient Large Generative Model Inference with Unstructured Sparsity☆234Sep 24, 2023Updated 2 years ago
- Low-level Lora (SX127_) library for the ESP-32 IDF☆239May 14, 2024Updated last year