varunnagpaal / Digital-Hardware-ModellingLinks
Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)
☆65Updated 3 months ago
Alternatives and similar repositories for Digital-Hardware-Modelling
Users that are interested in Digital-Hardware-Modelling are comparing it to the libraries listed below
Sorting:
- ☆25Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- ☆38Updated last year
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- Platform Level Interrupt Controller☆40Updated last year
- Simple single-port AXI memory interface☆41Updated 11 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- ☆58Updated 4 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- RISC-V Verification Interface☆92Updated 3 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆67Updated 8 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- Open Source PHY v2☆28Updated last year
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆37Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- BlackParrot on Zynq☆41Updated 2 months ago
- Running Python code in SystemVerilog☆69Updated 10 months ago
- ☆95Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago