varunnagpaal / Digital-Hardware-ModellingLinks
Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)
☆65Updated 3 months ago
Alternatives and similar repositories for Digital-Hardware-Modelling
Users that are interested in Digital-Hardware-Modelling are comparing it to the libraries listed below
Sorting:
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- A simple DDR3 memory controller☆55Updated 2 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- Platform Level Interrupt Controller☆40Updated last year
- Simple single-port AXI memory interface☆41Updated 11 months ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆37Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- ☆58Updated 4 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆59Updated 3 years ago
- PCI Express controller model☆57Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- ☆95Updated last year
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- round robin arbiter☆74Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week