varunnagpaal / Digital-Hardware-ModellingLinks
Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)
☆66Updated 5 months ago
Alternatives and similar repositories for Digital-Hardware-Modelling
Users that are interested in Digital-Hardware-Modelling are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆32Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- Open Source PHY v2☆29Updated last year
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- A repository for SystemC Learning examples☆70Updated 2 years ago
- Platform Level Interrupt Controller☆41Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆29Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆62Updated 5 months ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 9 months ago
- ☆44Updated 5 years ago
- DUTH RISC-V Microprocessor☆20Updated 7 months ago
- Simple single-port AXI memory interface☆42Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Network on Chip for MPSoC☆26Updated last month
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- ideas and eda software for vlsi design☆50Updated 3 weeks ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 5 months ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- PCI Express controller model☆58Updated 2 years ago
- ☆66Updated 2 years ago
- ☆61Updated 4 years ago