varunnagpaal / Digital-Hardware-ModellingLinks
Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)
☆67Updated 8 months ago
Alternatives and similar repositories for Digital-Hardware-Modelling
Users that are interested in Digital-Hardware-Modelling are comparing it to the libraries listed below
Sorting:
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- ☆40Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- DUTH RISC-V Microprocessor☆22Updated 10 months ago
- Archives of SystemC from The Ground Up Book Exercises☆33Updated 2 years ago
- Platform Level Interrupt Controller☆43Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 4 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- A repository for SystemC Learning examples☆71Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated last week
- PCI Express controller model☆68Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Hardware Description Language Translator☆17Updated 4 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- ☆30Updated last month
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- General Purpose AXI Direct Memory Access☆60Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Simple single-port AXI memory interface☆46Updated last year
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated 2 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆18Updated last year
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆38Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year