Domipheus / RPULinks
Basic RISC-V CPU implementation in VHDL.
☆172Updated 5 years ago
Alternatives and similar repositories for RPU
Users that are interested in RPU are comparing it to the libraries listed below
Sorting:
- A simple RISC-V processor for use in FPGA designs.☆283Updated last year
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆244Updated 8 months ago
- A 32-bit RISC-V soft processor☆320Updated 2 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆161Updated 10 months ago
- A utility for Composing FPGA designs from Peripherals☆186Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆125Updated 5 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆160Updated 7 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆150Updated 9 years ago
- 32-bit RISC-V microcontroller for embedded, FPGA and ASIC applications☆189Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆257Updated last year
- A Video display simulator☆175Updated 8 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆331Updated 4 years ago
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- Verilog implementation of a RISC-V core☆135Updated 7 years ago
- Small footprint and configurable DRAM core☆466Updated 3 weeks ago
- RISC-V CPU Core☆405Updated 7 months ago
- ☆258Updated 3 years ago
- FuseSoC standard core library☆151Updated 2 months ago
- A simple, basic, formally verified UART controller☆323Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆109Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Updated 6 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆334Updated last year
- Yet Another RISC-V Implementation☆99Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆170Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆190Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆416Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆292Updated last week