Domipheus / RPULinks
Basic RISC-V CPU implementation in VHDL.
☆169Updated 4 years ago
Alternatives and similar repositories for RPU
Users that are interested in RPU are comparing it to the libraries listed below
Sorting:
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆240Updated 3 months ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- A Video display simulator☆171Updated 3 months ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆148Updated 9 years ago
- A 32-bit RISC-V soft processor☆313Updated last month
- A 32-bit Microcontroller featuring a RISC-V core☆154Updated 7 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- FuseSoC standard core library☆147Updated 3 months ago
- Example LED blinking project for your FPGA dev board of choice☆180Updated 2 weeks ago
- A simple, basic, formally verified UART controller☆309Updated last year
- RISC-V CPU Core☆370Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated last week
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated last month
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- An Open Source configuration of the Arty platform☆131Updated last year
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆93Updated 5 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆270Updated 4 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- RISC-V microcontroller IP core developed in Verilog☆178Updated 4 months ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- VHDL library 4 FPGAs☆181Updated this week