Domipheus / RPULinks
Basic RISC-V CPU implementation in VHDL.
☆165Updated 4 years ago
Alternatives and similar repositories for RPU
Users that are interested in RPU are comparing it to the libraries listed below
Sorting:
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- A 32-bit RISC-V soft processor☆311Updated 3 months ago
- A simple RISC-V processor for use in FPGA designs.☆274Updated 9 months ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆146Updated 8 years ago
- FuseSoC standard core library☆139Updated last week
- RISC-V CPU Core☆327Updated 11 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- A 32-bit Microcontroller featuring a RISC-V core☆152Updated 7 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆175Updated last week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆324Updated 3 years ago
- ☆238Updated 2 years ago
- RISC-V microcontroller IP core developed in Verilog☆173Updated last month
- A simple, basic, formally verified UART controller☆303Updated last year
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆236Updated last week
- Small footprint and configurable DRAM core☆414Updated last week
- Verilog implementation of a RISC-V core☆117Updated 6 years ago
- An Open Source configuration of the Arty platform☆130Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- A Video display simulator☆168Updated 2 weeks ago