Domipheus / RPU
Basic RISC-V CPU implementation in VHDL.
☆167Updated 4 years ago
Alternatives and similar repositories for RPU:
Users that are interested in RPU are comparing it to the libraries listed below
- A simple RISC-V processor for use in FPGA designs.☆271Updated 8 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆178Updated 4 months ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆144Updated 8 years ago
- RISC-V CPU Core☆324Updated 11 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆323Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆235Updated 6 months ago
- SoC based on VexRiscv and ICE40 UP5K☆157Updated last month
- A 32-bit Microcontroller featuring a RISC-V core☆151Updated 7 years ago
- Example LED blinking project for your FPGA dev board of choice☆175Updated 2 months ago
- A 32-bit RISC-V soft processor☆313Updated 2 months ago
- FuseSoC standard core library☆134Updated last month
- A Video display simulator☆165Updated 9 months ago
- Verilog implementation of a RISC-V core☆115Updated 6 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆366Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆316Updated 4 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆97Updated 3 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆250Updated 2 weeks ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- RISC-V microcontroller IP core developed in Verilog☆175Updated 3 weeks ago
- ☆232Updated 2 years ago
- A simple, basic, formally verified UART controller☆300Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆282Updated this week
- Small footprint and configurable DRAM core☆412Updated this week
- An Open Source configuration of the Arty platform☆130Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 5 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆145Updated 6 months ago
- CoreScore☆151Updated 3 months ago