Basic RISC-V CPU implementation in VHDL.
☆173Sep 13, 2020Updated 5 years ago
Alternatives and similar repositories for RPU
Users that are interested in RPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Oct 5, 2020Updated 5 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 4 months ago
- ☆16Jan 12, 2021Updated 5 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆150Jul 31, 2016Updated 9 years ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆19Jul 4, 2025Updated 8 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,004Updated this week
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆125Oct 13, 2020Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- Xbox demo from 2003☆12Oct 1, 2013Updated 12 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆685Jul 16, 2025Updated 8 months ago
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 4 years ago
- Source for the PlayStation 2 demo "4 Edges" by The Black Lotus☆11Jul 23, 2016Updated 9 years ago
- ☆12May 29, 2020Updated 5 years ago
- A 5 stage-pipeline RV32I implementation in VHDL☆22Mar 13, 2020Updated 6 years ago
- A simple RISC-V processor for use in FPGA designs.☆285Aug 19, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Flat Shade Society - Solskogen 2019 invite☆10Oct 2, 2019Updated 6 years ago
- "Okiedokie" by Soopadoopa☆15Aug 22, 2020Updated 5 years ago
- RISC-V CPU Core☆417Jun 24, 2025Updated 9 months ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- A 32-bit RISC-V soft processor☆322Jan 26, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- ☆13Jan 4, 2019Updated 7 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 weeks ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- 😎 A curated list of awesome RISC-V implementations☆141Mar 12, 2023Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 2 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Minimal set of files required to build the WSPR decoder by Joe Taylor, K1JT and Steve Franke, K9AN.☆14Jul 24, 2025Updated 8 months ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- ☆12Sep 30, 2018Updated 7 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago