Learn and build GPU RTL from scratch
☆20Aug 1, 2025Updated 7 months ago
Alternatives and similar repositories for gpu3d
Users that are interested in gpu3d are comparing it to the libraries listed below
Sorting:
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆13Jun 9, 2021Updated 4 years ago
- ☆15Nov 25, 2024Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 3 months ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Mar 13, 2026Updated last week
- LiteX-based PCIe MITM, sniffing, fuzzing, device emulation☆19Feb 9, 2022Updated 4 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- ☆15Nov 30, 2023Updated 2 years ago
- Antelope cryptography library for ECC, RSA and SHA-3☆10Mar 12, 2025Updated last year
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆16Oct 4, 2022Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆684Jul 16, 2025Updated 8 months ago
- Periodica is a Beautiful yet extremely useful and intuitive Periodic Table representation.☆11Jul 20, 2022Updated 3 years ago
- VGA LCD Core (OpenCores)☆14May 22, 2018Updated 7 years ago
- ☆17Apr 25, 2024Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆115Apr 27, 2024Updated last year
- A debugger / emulator for Ghidra☆14Oct 30, 2019Updated 6 years ago
- ☆16Oct 9, 2025Updated 5 months ago
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- RTL to GDS via Cadence Tools☆16May 17, 2022Updated 3 years ago
- A simple 16bit system-on-chip (SoC) consisting of a CPU and GPU☆31Jun 3, 2025Updated 9 months ago
- Example code for an MMIO plugin for Spike, the RISC-V ISA simulator.☆12Aug 29, 2019Updated 6 years ago
- Automatic Test Pattern Generation using PODEM algorithm☆15May 12, 2014Updated 11 years ago
- ☆16May 22, 2023Updated 2 years ago
- ☆18Jun 2, 2025Updated 9 months ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- Cross-platform USB device metadata and events.☆16Dec 10, 2016Updated 9 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Dec 24, 2020Updated 5 years ago
- Labs for the Ibex Demo System☆17Nov 18, 2023Updated 2 years ago
- Reference FPGA designs for interfacing with the internal ARM Cortex M3 MCU of the GW1NSR-4C, modified for use with boards like the Tang N…☆11Aug 13, 2022Updated 3 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆21May 20, 2020Updated 5 years ago