sergeykhbr / gpu3dLinks
Learn and build GPU RTL from scratch
☆18Updated 6 months ago
Alternatives and similar repositories for gpu3d
Users that are interested in gpu3d are comparing it to the libraries listed below
Sorting:
- ☆32Updated last week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 10 months ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- ☆33Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆31Updated 4 years ago
- ☆60Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆56Updated last week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- APB UVC ported to Verilator☆11Updated 2 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆80Updated 2 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- Demo SoC for SiliconCompiler.☆62Updated this week
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- Open Source AES☆31Updated 3 months ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated 3 weeks ago
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Updated last week
- Open Source PHY v2☆33Updated last year
- AES☆15Updated 3 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated last week
- The multi-core cluster of a PULP system.☆111Updated 3 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Updated last year