Contains examples to start with Kactus2.
☆25Aug 5, 2024Updated 2 years ago
Alternatives and similar repositories for ipxactexamplelib
Users that are interested in ipxactexamplelib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆258Jul 31, 2026Updated last week
- Digital Circuit rendering engine☆40Jul 9, 2026Updated last month
- ☆15May 10, 2019Updated 7 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- IP-XACT XML binding library☆16Jun 23, 2016Updated 10 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 7 years ago
- Paul Layzell's Evolvable Motherboard☆13Sep 14, 2015Updated 10 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Apr 10, 2026Updated 4 months ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆38Mar 7, 2026Updated 5 months ago
- Synthesizable FIR filters in VHDL☆15Jul 19, 2019Updated 7 years ago
- Python-based IP-XACT parser and utilities☆144Jun 13, 2024Updated 2 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 10 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- EDA physical synthesis optimization kit☆69Nov 13, 2023Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 6 months ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 4 years ago
- ☆26Feb 26, 2024Updated 2 years ago
- ☆43May 26, 2018Updated 8 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- Official page for 18-847C (Spring '22): Data Center Computing☆15Apr 19, 2022Updated 4 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago
- LAYout with Gridded Objects☆35Jun 18, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog file list pruner☆18Aug 2, 2026Updated last week
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆15Jun 30, 2026Updated last month
- Import and export IP-XACT XML register models☆39Nov 5, 2025Updated 9 months ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Jul 24, 2026Updated 2 weeks ago