Contains examples to start with Kactus2.
☆23Aug 5, 2024Updated last year
Alternatives and similar repositories for ipxactexamplelib
Users that are interested in ipxactexamplelib are comparing it to the libraries listed below
Sorting:
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆247Feb 17, 2026Updated last week
- ☆16May 10, 2019Updated 6 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated 3 weeks ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 4 years ago
- Paul Layzell's Evolvable Motherboard☆13Sep 14, 2015Updated 10 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 3 months ago
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 6 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Python interface for cross-calling with HDL☆47Jan 23, 2026Updated last month
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Feb 11, 2024Updated 2 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- ☆43May 26, 2018Updated 7 years ago
- MyHDL hardware design language encased in the tasty PygMyHDL wrapper.☆19Jan 22, 2026Updated last month
- A python project to automatically generate the UVM testbench document.☆21Feb 27, 2024Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 10 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆27Jan 21, 2026Updated last month
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 7 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- ☆25Feb 26, 2024Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated last year
- Read-only mirror of https://chromium.googlesource.com/chromiumos/platform/depthcharge/. We don't handle pull requests.☆28Feb 21, 2026Updated last week