RTimothyEdwards / XCircuit

Related projects ⓘ

Alternatives and complementary repositories for XCircuit

• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆29Updated last year
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆335Updated this week
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆109Updated last week
• Qucs / ADMS
  ADMS is a code generator for the Verilog-AMS language
  ☆93Updated last year
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated last month
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆35Updated 2 months ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆55Updated this week
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆70Updated 5 years ago
• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆187Updated this week
• efabless / mpw_precheck
  ☆36Updated last month
• ngspice / ngspice
  ☆125Updated 5 months ago
• Xyce / Xyce
  The Xyce™ Parallel Electronic Simulator
  ☆9Updated 3 weeks ago
• rubund / graywolf
  ☆107Updated 3 years ago
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆58Updated 3 weeks ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆145Updated last week
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆30Updated 6 months ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆130Updated 3 months ago
• jonpry / Pill
  Skill language interpreter
  ☆58Updated 4 years ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆45Updated last week
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆194Updated 3 weeks ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆43Updated last year
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆91Updated 11 months ago
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆141Updated 5 months ago
• vmunoz82 / eda_tools
  A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …
  ☆41Updated last year
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆212Updated this week
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆95Updated this week
• google / sky90fd-pdk
  ☆107Updated last year
• efabless / foss-asic-tools
  FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…
  ☆73Updated 3 months ago
• ediloren / FastHenry2
  FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…
  ☆55Updated 4 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated 4 months ago