Alternatives and similar repositories for XCircuit:

Users that are interested in XCircuit are comparing it to the libraries listed below

• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆55Updated 3 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆112Updated 2 weeks ago
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆352Updated this week
• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆191Updated this week
• Qucs / ADMS
  ADMS is a code generator for the Verilog-AMS language
  ☆96Updated 2 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆76Updated last month
• ngspice / ngspice
  ☆139Updated 7 months ago
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆29Updated 2 weeks ago
• rubund / graywolf
  ☆109Updated 3 years ago
• Xyce / Xyce
  The Xyce™ Parallel Electronic Simulator
  ☆30Updated last week
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆35Updated last month
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆58Updated last week
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆153Updated 3 weeks ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆31Updated 8 months ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 5 months ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆98Updated this week
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆59Updated this week
• google / sky90fd-pdk
  ☆108Updated last year
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆45Updated 2 years ago
• byuccl / spydrnet
  A flexible framework for analyzing and transforming FPGA netlists. Official repository.
  ☆92Updated 10 months ago
• jonpry / Pill
  Skill language interpreter
  ☆61Updated 4 years ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆136Updated 4 months ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆62Updated last week
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆47Updated this week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆221Updated 3 months ago
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆304Updated this week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆71Updated last month
• efabless / foss-asic-tools
  FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…
  ☆79Updated 4 months ago
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆197Updated 2 months ago
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆39Updated this week