Alternatives and similar repositories for XCircuit

Users that are interested in XCircuit are comparing it to the libraries listed below

• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆101Updated 2 years ago
• ngspice / ngspice
  ☆188Updated last year
• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆221Updated this week
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆123Updated last week
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆87Updated 10 months ago
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆33Updated 9 months ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆176Updated last month
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated 6 months ago
• Xyce / Xyce
  The Xyce™ Parallel Electronic Simulator
  ☆98Updated this week
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆412Updated this week
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆36Updated 11 months ago
• jonpry / Pill
  Skill language interpreter
  ☆70Updated 5 years ago
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆26Updated 5 years ago
• rubund / graywolf
  ☆112Updated 4 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆72Updated 2 weeks ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆38Updated 5 years ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆114Updated last week
• f18m / netlist-viewer
  SPICE netlist visualizer
  ☆69Updated this week
• dwarning / VA-Models
  Verilog-A simulation models
  ☆84Updated this week
• ediloren / EM-Workbench-for-FreeCAD
  This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…
  ☆64Updated last year
• VHDL / awesome-vhdl
  A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
  ☆82Updated 5 years ago
• Qucs / gnucsator
  This package provides a gnucap based qucsator implementation.
  ☆14Updated 2 months ago
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆44Updated 2 weeks ago
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆120Updated 2 years ago
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆59Updated 2 months ago
• byuccl / spydrnet
  A flexible framework for analyzing and transforming FPGA netlists. Official repository.
  ☆101Updated 8 months ago
• ediloren / FastHenry2
  FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…
  ☆67Updated 5 years ago
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆49Updated last month
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• trilomix / GDS3D
  GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …
  ☆235Updated last year