Alternatives and similar repositories for XCircuit

Users that are interested in XCircuit are comparing it to the libraries listed below

• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆102Updated 2 years ago
• ngspice / ngspice
  ☆190Updated last year
• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆223Updated this week
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆178Updated 2 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆125Updated last week
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆418Updated this week
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆88Updated 11 months ago
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆33Updated 10 months ago
• Xyce / Xyce
  The Xyce™ Parallel Electronic Simulator
  ☆100Updated 3 weeks ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated last week
• jonpry / Pill
  Skill language interpreter
  ☆70Updated 5 years ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆36Updated 11 months ago
• rubund / graywolf
  ☆113Updated 4 years ago
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆61Updated 2 months ago
• f18m / netlist-viewer
  SPICE netlist visualizer
  ☆75Updated 2 weeks ago
• VHDL / awesome-vhdl
  A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
  ☆83Updated 5 years ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆38Updated 5 years ago
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆52Updated this week
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆29Updated 5 years ago
• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆54Updated 3 months ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆63Updated 2 years ago
• Qucs / gnucsator
  This package provides a gnucap based qucsator implementation.
  ☆14Updated 2 weeks ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆54Updated 2 years ago
• Qucs / qucsator
  Circuit simulator of the Qucs project
  ☆31Updated 10 months ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆58Updated this week
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated 3 months ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 9 months ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆86Updated 3 weeks ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆35Updated last week
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆221Updated last year