Alternatives and similar repositories for XCircuit

Users that are interested in XCircuit are comparing it to the libraries listed below

• ngspice / ngspice
  ☆208Updated last year
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆103Updated 3 years ago
• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆225Updated this week
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆128Updated last week
• Xyce / Xyce
  The Xyce™ Parallel Electronic Simulator
  ☆113Updated 2 weeks ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆89Updated last year
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆34Updated last year
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆441Updated this week
• rubund / graywolf
  ☆114Updated 5 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated 2 months ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆181Updated 2 months ago
• gnucap / gnucap
  gnucap mirror (read only)
  ☆31Updated this week
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆36Updated 2 months ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆76Updated this week
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆37Updated last year
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆78Updated 2 weeks ago
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆64Updated 5 months ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆65Updated 2 years ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated last year
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆39Updated 5 years ago
• byuccl / spydrnet
  A flexible framework for analyzing and transforming FPGA netlists. Official repository.
  ☆104Updated 11 months ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆169Updated this week
• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆57Updated last week
• ra3xdh / qucsator_rf
  Qucsator-RF is RF circuit simulation kernel for Qucs-S
  ☆28Updated 6 months ago
• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 6 years ago
• Qucs / gnucsator
  This package provides a gnucap based qucsator implementation.
  ☆15Updated last week
• Qucs / qucsator
  Circuit simulator of the Qucs project
  ☆31Updated last month
• efabless / foss-asic-tools
  FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…
  ☆107Updated last year
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆50Updated 5 months ago
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆60Updated this week