RTimothyEdwards / XCircuitLinks
XCircuit circuit drawing and schematic capture tool
☆116Updated last month
Alternatives and similar repositories for XCircuit
Users that are interested in XCircuit are comparing it to the libraries listed below
Sorting:
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆117Updated 2 weeks ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆78Updated 5 months ago
- ADMS is a code generator for some of Verilog-A☆100Updated 2 years ago
- ☆166Updated 11 months ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆382Updated this week
- Circuit simulator of the Qucs project☆29Updated 5 months ago
- This repository contain source code for ngspice and ghdl integration☆30Updated 5 months ago
- Coriolis VLSI EDA Tool (LIP6)☆67Updated last week
- mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice☆210Updated this week
- ☆79Updated last year
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- Open-source version of SLiCAP, implemented in python☆36Updated 6 months ago
- ☆111Updated 2 years ago
- ☆52Updated 3 months ago
- The Xyce™ Parallel Electronic Simulator☆61Updated 3 weeks ago
- ☆113Updated 4 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆51Updated last month
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆95Updated 3 months ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆167Updated last week
- Qucsator-RF is RF circuit simulation kernel for Qucs-S☆20Updated 3 weeks ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated 2 weeks ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆41Updated 11 months ago
- Turn WaveDrom timing diagrams into ASCII art☆157Updated last year
- A curated list of awesome resources for HDL design and verification☆150Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 4 months ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Export netlists from Yosys to DigitalJS☆50Updated last year
- An innovative Verilog-A compiler☆23Updated this week