XCircuit circuit drawing and schematic capture tool
☆140Nov 13, 2025Updated 3 months ago
Alternatives and similar repositories for XCircuit
Users that are interested in XCircuit are comparing it to the libraries listed below
Sorting:
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆444Updated this week
- Magic VLSI Layout Tool☆620Updated this week
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆226Oct 26, 2024Updated last year
- ☆24Dec 16, 2020Updated 5 years ago
- BAG framework☆42Jul 24, 2024Updated last year
- ☆114Feb 2, 2021Updated 5 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆76Nov 19, 2025Updated 3 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆395Feb 25, 2026Updated last week
- Interchange formats for chip design.☆36Feb 15, 2026Updated 2 weeks ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated last month
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- gEDA for Windows plus gSpiceUI☆17Jul 31, 2018Updated 7 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Mar 28, 2025Updated 11 months ago
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- Verified visual schematics for all SKY130 Cells☆12Feb 2, 2026Updated last month
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- ☆24Jul 2, 2024Updated last year
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- KLayout Main Sources☆1,056Updated this week
- The Xyce™ Parallel Electronic Simulator☆113Feb 23, 2026Updated last week
- ☆45Feb 25, 2025Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆70Nov 26, 2025Updated 3 months ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆107Aug 21, 2024Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- ☆57Sep 30, 2023Updated 2 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆14Jan 10, 2026Updated last month
- Verilog-A simulation models☆93Feb 24, 2026Updated last week
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 weeks ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- ☆15Apr 30, 2021Updated 4 years ago
- ☆20Apr 19, 2024Updated last year