Torc: Tools for Open Reconfigurable Computing
☆39Apr 12, 2017Updated 8 years ago
Alternatives and similar repositories for torc
Users that are interested in torc are comparing it to the libraries listed below
Sorting:
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- ☆114Feb 2, 2021Updated 5 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- ☆16Aug 21, 2019Updated 6 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- A revival of the TREE-META compiler-compiler.☆15May 15, 2018Updated 7 years ago
- MIRROR of https://codeberg.org/catseye/Vinegar : A semi-concatenative language where every operation can fail☆15Nov 3, 2023Updated 2 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31May 8, 2024Updated last year
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆44Oct 21, 2019Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- ☆12May 20, 2021Updated 4 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- AWS Shell for FireSim☆13Nov 13, 2024Updated last year
- ☆23Feb 23, 2016Updated 10 years ago
- Open source library to handle integers of any size in C☆14Apr 11, 2023Updated 2 years ago
- Standalone work server for nano-pow (work in progress, currently returns mock data)☆13Jan 13, 2023Updated 3 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆851Jun 5, 2025Updated 8 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- META II compiler, assembler and bytecode interpreter.☆18Jan 20, 2026Updated last month
- ☆10Dec 18, 2017Updated 8 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Updated this week
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- S/370 emulator allowing to run the CMS operating system of VM/370-R6 from 1978☆14Apr 22, 2020Updated 5 years ago
- Tools based upon slang for language server purpose☆20Feb 4, 2026Updated last month
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago
- Cross platform, open source IC layout editor☆16Oct 26, 2025Updated 4 months ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 8 years ago
- CoAP service for Thread/6LoWPAN stack.☆17Nov 18, 2021Updated 4 years ago