torc-isi / torcLinks
Torc: Tools for Open Reconfigurable Computing
☆39Updated 8 years ago
Alternatives and similar repositories for torc
Users that are interested in torc are comparing it to the libraries listed below
Sorting:
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- ☆112Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 10 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- OpenFPGA☆33Updated 7 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆43Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Yosys Plugins☆22Updated 6 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- ☆137Updated 10 months ago
- Fine Grain FPGA Overlay Architecture and Tools☆28Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Qrouter detail router for digital ASIC designs☆57Updated 6 months ago