Torc: Tools for Open Reconfigurable Computing
☆39Apr 12, 2017Updated 9 years ago
Alternatives and similar repositories for torc
Users that are interested in torc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documenting the Xilinx 7-series bit-stream format.☆16Oct 14, 2026Updated 2 weeks ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- ☆27Mar 27, 2020Updated 6 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆48Oct 21, 2019Updated 7 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- ☆114Feb 2, 2021Updated 5 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 9 years ago
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆44Dec 14, 2019Updated 6 years ago
- Documenting the Xilinx 7-series bit-stream format.☆926Jun 5, 2025Updated last year
- bleepsix☆28May 20, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- ☆16Aug 21, 2019Updated 7 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆108Jun 30, 2021Updated 5 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- ☆22Feb 23, 2016Updated 10 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 10 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆45Mar 29, 2021Updated 5 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆97Jun 10, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆21Oct 28, 2024Updated 2 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 6 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,281Updated this week
- VHDL synthesis (based on ghdl)☆370Oct 18, 2026Updated 2 weeks ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆93Mar 9, 2026Updated 7 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- C++11 cross-platform migration of the Eigen Compiler Suite backend, and C frontends and libc/m for Eigen☆15Jun 14, 2025Updated last year
- Example FPGA programs written using LegUp HLS☆11May 13, 2021Updated 5 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- reverse-engineering tools for FPGA bitstreams (mirrored from https://code.google.com/p/debit)☆11Mar 20, 2015Updated 11 years ago
- ☆12May 20, 2021Updated 5 years ago
- Tools por PCB build☆16Jul 28, 2025Updated last year
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- HDL tools layer for OpenEmbedded☆18Oct 20, 2024Updated 2 years ago
- a simple new ISA nnISA and nnSOC nnCPU nnAs nnCc☆10Mar 15, 2020Updated 6 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 11 years ago