torc-isi / torc
Torc: Tools for Open Reconfigurable Computing
☆38Updated 7 years ago
Alternatives and similar repositories for torc:
Users that are interested in torc are comparing it to the libraries listed below
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆37Updated 7 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆43Updated 9 years ago
- ☆31Updated last year
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆39Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- BAG framework☆40Updated 8 months ago
- Qrouter detail router for digital ASIC designs☆56Updated 5 months ago
- Extensible FPGA control platform☆59Updated last year
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆95Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 8 months ago
- SoftCPU/SoC engine-V☆54Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆53Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- ☆110Updated 4 years ago
- ☆63Updated 6 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆47Updated 8 years ago
- ☆31Updated 4 years ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆62Updated 7 years ago
- Benchmarks for Yosys development☆23Updated 5 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆117Updated 8 years ago