Torc: Tools for Open Reconfigurable Computing
☆40Apr 12, 2017Updated 9 years ago
Alternatives and similar repositories for torc
Users that are interested in torc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆48Oct 21, 2019Updated 6 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆113Feb 2, 2021Updated 5 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 9 years ago
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆44Dec 14, 2019Updated 6 years ago
- ☆23Feb 23, 2016Updated 10 years ago
- Documenting the Xilinx 7-series bit-stream format.☆924Jun 5, 2025Updated last year
- ☆16Aug 21, 2019Updated 7 years ago
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21Oct 28, 2024Updated last year
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 10 years ago
- ☆27Mar 27, 2020Updated 6 years ago
- ☆12May 20, 2021Updated 5 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,275Updated this week
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 6 months ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆96Jun 10, 2015Updated 11 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Tools por PCB build☆16Jul 28, 2025Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- C++11 cross-platform migration of the Eigen Compiler Suite backend, and C frontends and libc/m for Eigen☆15Jun 14, 2025Updated last year
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 11 years ago
- a simple new ISA nnISA and nnSOC nnCPU nnAs nnCc☆10Mar 15, 2020Updated 6 years ago
- VHDL synthesis (based on ghdl)☆370Sep 20, 2026Updated 3 weeks ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- ☆12Oct 20, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Exhaustive 2-input NAND combinations research tool☆17Mar 1, 2018Updated 8 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31May 8, 2024Updated 2 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- Parse ODB++ files and output JSON representation of layers and nets☆18Apr 9, 2017Updated 9 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆117Apr 27, 2026Updated 5 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Jul 12, 2024Updated 2 years ago