Torc: Tools for Open Reconfigurable Computing
☆40Apr 12, 2017Updated 9 years ago
Alternatives and similar repositories for torc
Users that are interested in torc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- ☆113Feb 2, 2021Updated 5 years ago
- ☆16Aug 21, 2019Updated 6 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆44Oct 21, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Zynq PR Management☆13Apr 20, 2016Updated 10 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 8 years ago
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆44Dec 14, 2019Updated 6 years ago
- Documenting the Xilinx 7-series bit-stream format.☆893Jun 5, 2025Updated last year
- ☆23Feb 23, 2016Updated 10 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 3 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆21Oct 28, 2024Updated last year
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆93Jun 10, 2015Updated 11 years ago
- ☆13Nov 19, 2022Updated 3 years ago
- ☆26Mar 27, 2020Updated 6 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,237Updated this week
- ☆12May 20, 2021Updated 5 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 2 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- VHDL synthesis (based on ghdl)☆366May 14, 2026Updated last month
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31May 8, 2024Updated 2 years ago
- Tools based upon slang for language server purpose☆23Mar 17, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 5 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆114Apr 27, 2026Updated last month
- ☆11Dec 18, 2017Updated 8 years ago
- MIRROR of https://codeberg.org/catseye/Vinegar : A semi-concatenative language where every operation can fail☆15Nov 3, 2023Updated 2 years ago