torc-isi / torcLinks
Torc: Tools for Open Reconfigurable Computing
☆39Updated 8 years ago
Alternatives and similar repositories for torc
Users that are interested in torc are comparing it to the libraries listed below
Sorting:
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- ☆112Updated 4 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- OpenFPGA☆34Updated 7 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Yosys Plugins☆21Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- ☆135Updated 8 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆43Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆64Updated 5 years ago
- ☆64Updated 6 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Generic Logic Interfacing Project☆46Updated 5 years ago
- ADMS is a code generator for some of Verilog-A☆101Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Demo SoC for SiliconCompiler.☆60Updated this week
- Benchmarks for Yosys development☆24Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago