Richielee630 / TMMALinks
TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xilinx KV260.
☆23Updated 9 months ago
Alternatives and similar repositories for TMMA
Users that are interested in TMMA are comparing it to the libraries listed below
Sorting:
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆119Updated last year
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆125Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- ☆12Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆55Updated 2 years ago
- ☆52Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆81Updated 8 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆142Updated 11 months ago
- MICRO 2024 Evaluation Artifact for FuseMax☆16Updated last year
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- ☆80Updated last week
- The official implementation of the DAC 2024 paper GQA-LUT☆20Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆20Updated 6 years ago
- Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This…☆29Updated last year
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- ☆48Updated 4 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆31Updated last year
- Open-source of MSD framework☆16Updated 2 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Updated 11 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆116Updated 11 months ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆14Updated 10 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆26Updated 10 months ago
- Torch2Chip (MLSys, 2024)☆55Updated 9 months ago
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆81Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- A survey on Hardware Accelerated LLMs☆61Updated 11 months ago
- ☆13Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆70Updated 3 months ago