Design and UVM Verification of an ALU
☆10Jun 14, 2024Updated last year
Alternatives and similar repositories for Design-and-UVM-Verification-of-an-ALU
Users that are interested in Design-and-UVM-Verification-of-an-ALU are comparing it to the libraries listed below
Sorting:
- Design and UVM-TB of RISC -V Microprocessor☆34Jun 27, 2024Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆18Feb 24, 2026Updated 2 weeks ago
- ☆23Nov 4, 2023Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Jan 27, 2023Updated 3 years ago
- uvm-1.2 library files from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz☆29Dec 5, 2018Updated 7 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- ☆43Apr 26, 2024Updated last year
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- ☆10Oct 16, 2023Updated 2 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆12May 17, 2024Updated last year
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- ☆13Apr 1, 2017Updated 8 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- For popular software systems, the number of daily submitted bug reports is high. Triaging these incoming bugs is a time consuming task. M…☆11Jan 8, 2016Updated 10 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- Verilog HDL code and Finite State Machine (FSM) for a simple ATM☆12Jul 26, 2020Updated 5 years ago
- ☆11May 30, 2024Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆52Jul 4, 2020Updated 5 years ago
- ☆14Feb 2, 2026Updated last month
- Software-based rasterization library☆11Jan 30, 2023Updated 3 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 6 months ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- ☆20Dec 16, 2025Updated 2 months ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 3 months ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- ☆15Updated this week
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆11Aug 21, 2023Updated 2 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago
- SAP-1 CPU in Verilog for the Mojo FPGA board - has seperate address bus.☆12Jun 28, 2020Updated 5 years ago
- ☆12Dec 30, 2018Updated 7 years ago