dominiksalvet / limen-alphaLinks
Dual-core 16-bit RISC processor
☆11Updated last year
Alternatives and similar repositories for limen-alpha
Users that are interested in limen-alpha are comparing it to the libraries listed below
Sorting:
- OpenSPARC-based SoC☆75Updated 11 years ago
- Custom 64-bit pipelined RISC processor☆18Updated last month
- Ethernet MAC 10/100 Mbps☆31Updated 4 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆34Updated 3 months ago
- ☆21Updated 8 years ago
- An Open Source Link Protocol and Controller☆28Updated 4 years ago
- Repository containing the DSP gateware cores☆14Updated last week
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Updated 4 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Updated last week
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆32Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆39Updated 3 weeks ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆91Updated 5 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Updated 2 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- A Y86-64 processor implemented using Verilog☆16Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 5 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Updated last year
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Updated 6 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 13 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆32Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Updated 5 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- CMod-S6 SoC☆45Updated 8 years ago
- RISC-V processor☆32Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 2 months ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆13Updated 3 weeks ago
- WISHBONE Interconnect☆11Updated 8 years ago