dominiksalvet / limen-alphaLinks
Dual-core 16-bit RISC processor
☆11Updated last year
Alternatives and similar repositories for limen-alpha
Users that are interested in limen-alpha are comparing it to the libraries listed below
Sorting:
- Custom 64-bit pipelined RISC processor☆18Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- RV32I single cycle simulation on open-source software Logisim.☆20Updated 2 years ago
- M-extension for RISC-V cores.☆31Updated 9 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- OpenSPARC-based SoC☆69Updated 11 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆10Updated 3 years ago
- A Y86-64 processor implemented using Verilog☆18Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆22Updated this week
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated 3 weeks ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆18Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- few python scripts to clone all IP cores from opencores.org☆24Updated last year
- RISC-V processor☆32Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- 64-bit multicore Linux-capable RISC-V processor☆96Updated 4 months ago
- Optimized RISC-V FP emulation for 32-bit processors☆34Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 2 months ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆48Updated last year
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆14Updated 5 months ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Open source ISS and logic RISC-V 32 bit project☆57Updated 2 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- ☆21Updated 8 years ago
- Revision Control Labs and Materials☆24Updated 7 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 4 years ago
- ☆36Updated 9 months ago