dominiksalvet / limen-alphaLinks
Dual-core 16-bit RISC processor
☆11Updated 11 months ago
Alternatives and similar repositories for limen-alpha
Users that are interested in limen-alpha are comparing it to the libraries listed below
Sorting:
- A Y86-64 processor implemented using Verilog☆17Updated 3 years ago
- few python scripts to clone all IP cores from opencores.org☆24Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆25Updated 4 months ago
- Custom 64-bit pipelined RISC processor☆18Updated 11 months ago
- OpenSPARC-based SoC☆69Updated 10 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- HF-RISC SoC☆36Updated last month
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Updated 7 years ago
- ☆11Updated 2 years ago
- a Python framework for managing embedded HW/SW projects☆17Updated last week
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last week
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆48Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- M-extension for RISC-V cores.☆31Updated 7 months ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Updated 5 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Extended and external tests for Verilator testing☆16Updated this week
- VHDL PCIe Transceiver☆28Updated 5 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- Basic Verilog Ethernet core and C driver functions☆11Updated last month
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆12Updated 5 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated 11 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Source-Opened RISCV for Crypto☆16Updated 3 years ago