dominiksalvet / limen-alphaLinks
Dual-core 16-bit RISC processor
☆11Updated last year
Alternatives and similar repositories for limen-alpha
Users that are interested in limen-alpha are comparing it to the libraries listed below
Sorting:
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Updated 6 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated last week
- CMod-S6 SoC☆44Updated 8 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated last year
- Custom 64-bit pipelined RISC processor☆18Updated last month
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆13Updated 2 weeks ago
- ☆21Updated 8 years ago
- OpenSPARC-based SoC☆74Updated 11 years ago
- ☆32Updated last month
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆55Updated 2 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- Revision Control Labs and Materials☆25Updated 7 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 2 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆35Updated last month
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Updated this week
- Fixed-point math library with VHDL, Python and MATLAB support☆33Updated 2 months ago
- ☆38Updated last year
- RISC-V processor☆32Updated 3 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- Verilator open-source SystemVerilog simulator and lint system☆22Updated this week
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- ☆60Updated 4 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Updated 7 years ago
- A collection of SPI related cores☆20Updated last year
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Updated 3 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Updated 8 years ago