RISCV-on-Microsemi-FPGA / M2GL025-Creative-BoardLinks
Igloo2 M2GL025 Creative Development Board
☆11Updated 5 years ago
Alternatives and similar repositories for M2GL025-Creative-Board
Users that are interested in M2GL025-Creative-Board are comparing it to the libraries listed below
Sorting:
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- FPGArduino binary☆13Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- FPGArduino source☆68Updated 6 years ago
- Video Effects on VGA☆14Updated 6 years ago
- PMOD boards for ULX3S☆43Updated last year
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last month
- Portable HyperRAM controller☆55Updated 5 months ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Collection of projects for various FPGA development boards☆44Updated last year
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- verilog core for ws2812 leds☆33Updated 3 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Use ECP5 JTAG port to interact with user design☆28Updated 3 years ago
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Updated 4 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 3 years ago
- simple wishbone client to read buttons and write leds☆18Updated last year
- Mini CPU design with JTAG UART support☆20Updated 3 years ago