saiedhk / PresentCryptoEngineLinks
Present Crypto Engine in Verilog
☆11Updated 9 years ago
Alternatives and similar repositories for PresentCryptoEngine
Users that are interested in PresentCryptoEngine are comparing it to the libraries listed below
Sorting:
- Python Code and Dataset for different PUFs☆19Updated 4 years ago
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆103Updated 3 months ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Updated last year
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Updated 8 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Updated 5 years ago
- ☆56Updated 3 years ago
- VHDL Implementation of AES Algorithm☆92Updated 4 years ago
- VHDL/FPGA/OV7670☆33Updated 9 years ago
- TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board☆70Updated 3 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11Updated 7 years ago
- FPGArduino source☆70Updated 6 years ago
- ☆27Updated 7 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Updated 6 years ago
- Instruction and files for porting Arm DesignStart to CW305.☆16Updated 2 years ago
- Adding PR to the PYNQ Overlay☆19Updated 8 years ago
- ☆27Updated 4 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆138Updated 3 years ago
- How to configure Debian Linux environment for Xilinx Zynq.☆32Updated 9 years ago
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆63Updated 4 years ago
- Implemented The UART with FIFO☆15Updated 6 years ago
- FPGA CryptoNight V7 Minner☆31Updated 6 years ago
- PYNQ Composabe Overlays☆74Updated last year
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆20Updated 5 years ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Demo board for TT04 and beyond☆31Updated 3 weeks ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Updated 8 years ago