saiedhk / PresentCryptoEngineLinks
Present Crypto Engine in Verilog
☆11Updated 9 years ago
Alternatives and similar repositories for PresentCryptoEngine
Users that are interested in PresentCryptoEngine are comparing it to the libraries listed below
Sorting:
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Python Code and Dataset for different PUFs☆18Updated 4 years ago
- How to configure Debian Linux environment for Xilinx Zynq.☆31Updated 8 years ago
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆95Updated 2 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- VHDL Implementation of AES Algorithm☆82Updated 3 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Updated 8 months ago
- VHDL/FPGA/OV7670☆32Updated 9 years ago
- CAN Protocol Controller☆39Updated 11 years ago
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- Demo board for TT04 and beyond☆22Updated 4 months ago
- Cryptographic Key Generation from PUF Data☆21Updated 5 years ago
- ☆64Updated 6 years ago
- ☆26Updated 3 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- ☆53Updated 2 years ago
- Repository to store all design and testbench files for Senior Design☆18Updated 5 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.☆45Updated 8 years ago
- Triple Modular Redundancy☆27Updated 5 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆22Updated 4 years ago
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆62Updated 3 years ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- Low cost open source Lattice iCE40UP5k FPGA board.☆20Updated 4 years ago