☆46Apr 1, 2026Updated 2 weeks ago
Alternatives and similar repositories for DESim
Users that are interested in DESim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Aug 22, 2022Updated 3 years ago
- Get started using Intel® FPGA tools on the Devcloud with tutorials, workshops, advanced courses, and sample projects built specifically f…☆123Jul 17, 2023Updated 2 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Учебные материалы Альянса RISC-V☆16Jun 30, 2025Updated 9 months ago
- ☆14Mar 12, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- https://ve0x10.in/idf-notes-sra/☆13May 27, 2020Updated 5 years ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated last month
- Student starter code for Fall 2019 labs☆13Nov 28, 2019Updated 6 years ago
- ☆27Feb 15, 2025Updated last year
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆64Sep 15, 2023Updated 2 years ago
- A JPEG-LS plugin for the Python Pillow library☆16Dec 31, 2023Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆46May 28, 2023Updated 2 years ago
- Keras implementation of the multi-channel cascaded architecture introduced in the paper "Brain Tumor Segmentation with Deep Neural Networ…☆23Jan 22, 2018Updated 8 years ago
- ☆13Apr 1, 2017Updated 9 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated last month
- Updated version of the XUP Workshops☆12Aug 10, 2018Updated 7 years ago
- Demonstration how to build a Management Web interface to interact with the FPGA fabric and change the FPGA configuration with the Django …☆12Jun 27, 2021Updated 4 years ago
- UVM examples☆14May 1, 2015Updated 10 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆49Nov 7, 2025Updated 5 months ago
- CPU microarchitecture, step by step☆191Jun 26, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- Port of MIT's xv6 OS to 32 bit RISC V☆12Feb 12, 2023Updated 3 years ago
- PicoRV☆43Feb 19, 2020Updated 6 years ago
- Shakti: development platform for PlatformIO☆35May 31, 2022Updated 3 years ago
- A place to collaborate on code for the Embedded.fm book club. Currently reading "STM32 ARM Programming for Embedded Systems".☆11Jun 4, 2021Updated 4 years ago
- Oberon Portable Compiler and Linker☆14Oct 1, 2011Updated 14 years ago
- CPU microarchitecture, step by step☆207Nov 1, 2020Updated 5 years ago
- ☆38Sep 26, 2024Updated last year
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago
- ☆17May 23, 2024Updated last year
- ☆15Sep 7, 2020Updated 5 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆59Mar 16, 2023Updated 3 years ago
- A repo which will contain most of the demos which are shown in the youtube videos☆27Updated this week
- ☆16Aug 9, 2024Updated last year
- ☆16Feb 7, 2019Updated 7 years ago