3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism
☆26Aug 15, 2025Updated 6 months ago
Alternatives and similar repositories for 3-Wide-RISC-V-OOO-RV32-IM-Processor
Users that are interested in 3-Wide-RISC-V-OOO-RV32-IM-Processor are comparing it to the libraries listed below
Sorting:
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated 10 months ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 2 years ago
- ☆15Sep 1, 2024Updated last year
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Aug 7, 2025Updated 6 months ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 4 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Sol-Bin platforms☆11Mar 17, 2023Updated 2 years ago
- Wine fakedlls (32 and 64 bit) for running windows apps that support SDRPlay on linux with wine☆11Jan 17, 2016Updated 10 years ago
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- ☆11May 30, 2024Updated last year
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- online 8085 emulator using Rust, WebAssembly and React☆11May 15, 2022Updated 3 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- OpenIris-EPSIDF is the firmware part of the EyeTrackVR Project - OpenIris. This time rewritten from scrach in esp-idf☆21Feb 16, 2026Updated last week
- ☆11Jul 23, 2022Updated 3 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- ☆32Jan 25, 2026Updated last month
- digital filters applet☆13May 4, 2021Updated 4 years ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- ☆14Feb 2, 2026Updated 3 weeks ago
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆15Mar 18, 2025Updated 11 months ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- Minimal bare metal sdk for esp32c6 microcontroller.☆17May 19, 2025Updated 9 months ago
- 2048 in c☆23Sep 22, 2025Updated 5 months ago
- ☆15Feb 5, 2026Updated 3 weeks ago
- Software-based rasterization library☆11Jan 30, 2023Updated 3 years ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆15Jun 11, 2025Updated 8 months ago
- 2048 in the terminal☆42Feb 7, 2026Updated 3 weeks ago