aritramanna / 3-Wide-RISC-V-OOO-RV32-IM-ProcessorLinks
3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism
☆23Updated 5 months ago
Alternatives and similar repositories for 3-Wide-RISC-V-OOO-RV32-IM-Processor
Users that are interested in 3-Wide-RISC-V-OOO-RV32-IM-Processor are comparing it to the libraries listed below
Sorting:
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆133Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Updated 4 months ago
- SystemVerilog Tutorial☆191Updated 2 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆111Updated last week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Updated this week
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆24Updated 11 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆103Updated last year
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated last year
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆50Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆201Updated this week
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Updated last year
- ☆15Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆74Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- ☆37Updated 6 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆67Updated last year
- RISC-V Nox core☆71Updated 6 months ago
- Open source ISS and logic RISC-V 32 bit project☆60Updated 2 weeks ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆291Updated 8 months ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated this week
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆56Updated 4 years ago
- 2D Systolic Array Multiplier☆24Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆19Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated last month
- ☆117Updated this week
- A demo system for Ibex including debug support and some peripherals☆84Updated 2 weeks ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Updated 3 years ago