3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism
☆33Aug 15, 2025Updated last year
Alternatives and similar repositories for 3-Wide-RISC-V-OOO-RV32-IM-Processor
Users that are interested in 3-Wide-RISC-V-OOO-RV32-IM-Processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆70Jan 30, 2026Updated 7 months ago
- An RTL implementation of a SIMT GPU Core☆32Jun 18, 2026Updated 2 months ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆21Aug 10, 2023Updated 3 years ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆26Aug 19, 2026Updated last week
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆35Mar 28, 2026Updated 5 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 5 months ago
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆71Aug 12, 2026Updated 2 weeks ago
- A 5-stage pipelined, rv32i core with branch prediction and hazard detection☆15Dec 11, 2025Updated 8 months ago
- SystemVerilog file list pruner☆19Updated this week
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆43Jun 2, 2026Updated 2 months ago
- Modular RISC-V implementation & SoC☆19Aug 3, 2026Updated 3 weeks ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆42Dec 24, 2020Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆27Mar 19, 2021Updated 5 years ago
- Testfield: T593☆15Apr 27, 2026Updated 4 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆127Jul 9, 2023Updated 3 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32IM☆19Aug 6, 2026Updated 3 weeks ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆30Feb 19, 2025Updated last year
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆27Jan 24, 2026Updated 7 months ago
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- ☆29Jan 31, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆62Updated this week
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆21Feb 16, 2022Updated 4 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆20Updated this week
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- a QEMU + gem5 co-simulation framework for AMD MI300X GPU research.☆61Aug 15, 2026Updated 2 weeks ago
- ☆87Apr 22, 2025Updated last year
- Tutorial on building your own CPU, in Verilog☆39Apr 25, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a mini TPU with floating point arithmetic☆53Dec 22, 2025Updated 8 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆147Updated this week
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- Homework assignments for CIS 4710/5710☆37Updated this week
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆16Mar 18, 2025Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆167Updated this week