UVM
☆14Mar 16, 2020Updated 6 years ago
Alternatives and similar repositories for UVM-example
Users that are interested in UVM-example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- The Chain Relations small casual game. Written in Kotlin, for desktop (Java JAR) and Android. The iOS module is present but was not teste…☆12Sep 14, 2025Updated 10 months ago
- This framework is featured to be handy but yet secured. This system use mobile communication device, which gives access to smart phones, …☆12May 19, 2018Updated 8 years ago
- ☆12Jul 7, 2020Updated 6 years ago
- Tic Tac Toe Game created using Kotlin Language in Android Studios, with Player vs Player and Player vs CPU☆12Jun 24, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated 6 months ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆54Jul 4, 2020Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- ☆13Apr 24, 2015Updated 11 years ago
- ☆12Jun 8, 2018Updated 8 years ago
- UVM Verification Environment for the CVFPU☆22Jun 23, 2026Updated 3 weeks ago
- Test dashboard for verification features in Verilator☆33Updated this week
- Achieve RSA4096 with C language☆15Oct 9, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- My 32-bit RISC CPU for smallish FPGAs☆19Apr 20, 2022Updated 4 years ago
- The Tangler casual puzzle game. Written in Kotlin, for desktop (Java JAR) and Android. The iOS module is present but was not tested.☆25Sep 14, 2025Updated 10 months ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆11Nov 18, 2019Updated 6 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆17Oct 25, 2017Updated 8 years ago
- Minesweeper clone for Android (API 18)☆20Aug 4, 2020Updated 5 years ago
- SHA3 (KECCAK)☆20Jul 17, 2014Updated 12 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆24Oct 8, 2020Updated 5 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆22Dec 15, 2021Updated 4 years ago
- Byte-oriented AES-256 in CTR mode☆25Jul 18, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Aug 3, 2021Updated 4 years ago
- Unofficial PyTorch Implementation of OpenAI's GPT-3☆13Apr 11, 2022Updated 4 years ago
- A vehicle network analysis and attack tool.☆19Mar 14, 2026Updated 4 months ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Nov 24, 2017Updated 8 years ago
- sm2/3/4 tools for cryptography practitioners☆23Feb 3, 2021Updated 5 years ago
- This project was done as part of a study of Machine Learning, Image Processing and Cybersecurity☆17Apr 9, 2019Updated 7 years ago
- Python Library to automate messaging on whatsapp to unlimited people without having to actually save the number of the particular person☆16Oct 14, 2025Updated 9 months ago
- Single-Cycle RISC-V Processor using SystemVerilog on a Nexys A7 (Artix-7) FPGA. Project includes complete datapath and control logic with…☆21Jul 21, 2025Updated last year
- Repository for the Introduction to FPGA Programming Using Xilinx Vivado and VHDL PhD course at University of Torino, Physics Department.☆23Jul 4, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An android sdk to develope word game☆26Apr 29, 2023Updated 3 years ago
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Jun 27, 2026Updated 3 weeks ago
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- use Zybo z7-20☆17May 21, 2025Updated last year
- ☆20Jan 7, 2021Updated 5 years ago
- CSAW Embedded Security Challenge 2020☆26Nov 11, 2020Updated 5 years ago
- ☆81Feb 27, 2024Updated 2 years ago