FPGA optimized RISC-V (RV32IM) implemenation
☆34Nov 1, 2020Updated 5 years ago
Alternatives and similar repositories for bonfire-cpu
Users that are interested in bonfire-cpu are comparing it to the libraries listed below
Sorting:
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66May 29, 2025Updated 9 months ago
- ☆10Nov 8, 2019Updated 6 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- LatticeMico32 soft processor☆106Oct 10, 2014Updated 11 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- APB Logic☆24Feb 24, 2026Updated 3 weeks ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Dec 11, 2016Updated 9 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 5 months ago
- A simple script to build open-source FPGA tools.☆16May 11, 2020Updated 5 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 20, 2026Updated last month
- CMod-S6 SoC☆45Jan 6, 2018Updated 8 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- RISC-V by VectorBlox☆11Jul 19, 2017Updated 8 years ago
- Wishbone to AXI bridge (VHDL)☆45Aug 29, 2019Updated 6 years ago
- VHDL related news.☆27Updated this week
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 4 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated last week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71May 30, 2022Updated 3 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 6 years ago
- Hardware Description Language Translator☆18Feb 28, 2026Updated 3 weeks ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- Gemini PDA Linux kernel v3.18 (for Debian/SailfishOS) - branch 'native' is built for debian package☆12Nov 24, 2023Updated 2 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Feb 27, 2024Updated 2 years ago