bonfireprocessor / bonfire-cpuLinks
FPGA optimized RISC-V (RV32IM) implemenation
☆34Updated 4 years ago
Alternatives and similar repositories for bonfire-cpu
Users that are interested in bonfire-cpu are comparing it to the libraries listed below
Sorting:
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated 2 weeks ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- ☆34Updated 4 years ago
- Spen's Official OpenOCD Mirror☆50Updated 5 months ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- A Risc-V SoC for Tiny Tapeout☆30Updated last week
- ☆79Updated last year
- Wishbone interconnect utilities☆41Updated 6 months ago
- A FPGA core for a simple SDRAM controller.☆120Updated 3 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Tools for FPGA development.☆48Updated 3 weeks ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- An Open Source configuration of the Arty platform☆131Updated last year
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- An implementation of RISC-V☆38Updated this week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆92Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Naive Educational RISC V processor☆87Updated last month