FPGA optimized RISC-V (RV32IM) implemenation
☆34Nov 1, 2020Updated 6 years ago
Alternatives and similar repositories for bonfire-cpu
Users that are interested in bonfire-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66Sep 13, 2026Updated last month
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Oct 4, 2026Updated 3 weeks ago
- ☆10Nov 8, 2019Updated 6 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Verilog HDL model of the MOS 6502 CPU☆24Dec 14, 2025Updated 10 months ago
- TinyBasic interpreted by custom microcoded CPU☆13Oct 26, 2026Updated last week
- HBS (Hardware Build System) - the build system for hardware description projects.☆13Jul 26, 2026Updated 3 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Updated this week
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆53Aug 24, 2024Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70May 30, 2022Updated 4 years ago
- A complete HDMI transmitter implementation in VHDL☆21Jun 27, 2025Updated last year
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- LatticeMico32 soft processor☆105Oct 10, 2014Updated 12 years ago
- An open-source 32-bit RISC-V soft-core processor☆48Oct 26, 2026Updated last week
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- RIFFA (Reusable Integration Framework for FPGA Accelerators) is a framework developed in University of California, San Diego. This projec…☆14Jul 16, 2015Updated 11 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 14 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Wishbone to AXI bridge (VHDL)☆51Aug 29, 2019Updated 7 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- Generate VHDL RTL that implements a register block from compiled SystemRDL input.☆14May 18, 2026Updated 5 months ago
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- ☆15Dec 19, 2025Updated 10 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PocketBeagle baremetal examples.☆10Feb 4, 2018Updated 8 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆96Aug 10, 2018Updated 8 years ago
- A high throughput FFT implementation☆21Jan 17, 2022Updated 4 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 6 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 10 months ago
- This is a TCL script that will take in Verilog and VHDL files and generate an instantiation template appropriately for the user to use in…☆10Dec 19, 2012Updated 13 years ago
- 32-bit autonomous computer based on eLua☆20Feb 20, 2012Updated 14 years ago