FPGA optimized RISC-V (RV32IM) implemenation
☆34Nov 1, 2020Updated 5 years ago
Alternatives and similar repositories for bonfire-cpu
Users that are interested in bonfire-cpu are comparing it to the libraries listed below
Sorting:
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66May 29, 2025Updated 9 months ago
- LatticeMico32 soft processor☆106Oct 10, 2014Updated 11 years ago
- A Verilog HDL model of the MOS 6502 CPU☆24Dec 14, 2025Updated 2 months ago
- ☆10Nov 8, 2019Updated 6 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- RISC-V by VectorBlox☆11Jul 19, 2017Updated 8 years ago
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- APB Logic☆24Updated this week
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 4 months ago
- A simple script to build open-source FPGA tools.☆16May 11, 2020Updated 5 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Feb 27, 2024Updated 2 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- Hardware Description Language Translator☆18Jan 27, 2026Updated last month
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 7 years ago
- ☆22Dec 2, 2017Updated 8 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- Apple Metal Programming Tutorials☆20May 18, 2025Updated 9 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 20, 2026Updated last week
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU☆29Sep 15, 2022Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Jul 25, 2023Updated 2 years ago
- VHDL related news.☆27Updated this week