leviathanch / qtflow
A Qt5 based free VLSI development tool
☆30Updated 6 years ago
Alternatives and similar repositories for qtflow:
Users that are interested in qtflow are comparing it to the libraries listed below
- 1st Testwafer for LibreSilicon☆28Updated 5 years ago
- ☆91Updated 5 years ago
- 1st Testwafer for LibreSilicon☆15Updated 5 years ago
- Copyleftist's Standard Cell Library☆98Updated 10 months ago
- Free open source EDA tools☆66Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- A template project for the ULX3S ECP5 FPGA board using only Open Source Software☆13Updated 6 years ago
- OpenFPGA☆33Updated 7 years ago
- ☆29Updated 5 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- a simple C-to-Verilog compiler☆48Updated 7 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- ☆25Updated 6 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 4 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- Experiments with Yosys cxxrtl backend☆48Updated 2 months ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆52Updated 9 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- ☆10Updated 5 years ago
- ☆59Updated last year
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- coreboot for HiFive1☆12Updated 7 years ago
- FPGA 101 - Workshop materials☆75Updated 6 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year