leviathanch / qtflow
A Qt5 based free VLSI development tool
☆30Updated 6 years ago
Alternatives and similar repositories for qtflow:
Users that are interested in qtflow are comparing it to the libraries listed below
- 1st Testwafer for LibreSilicon☆28Updated 5 years ago
- ☆91Updated 5 years ago
- Copyleftist's Standard Cell Library☆98Updated 9 months ago
- Free open source EDA tools☆66Updated 5 years ago
- 1st Testwafer for LibreSilicon☆15Updated 5 years ago
- A template project for the ULX3S ECP5 FPGA board using only Open Source Software☆13Updated 6 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- a simple C-to-Verilog compiler☆48Updated 7 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated last year
- A fork of gr-osmosdr supporting the FreeSRP☆21Updated 7 years ago
- ☆29Updated 5 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 6 years ago
- ☆59Updated last year
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Updated 10 years ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- A wishbone controlled FM transmitter hack☆21Updated last year
- An experimental blender-based rapid iterative visualization system☆35Updated last year
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Python app to extract a netlist of NMOS transistors from an Inkscape diagram.☆57Updated 6 years ago
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Updated 8 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆51Updated 9 years ago
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Updated 6 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated 11 months ago
- Slides and documentation from talks/demos/meetups☆49Updated 4 years ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago