leviathanch / qtflow

Related projects ⓘ

Alternatives and complementary repositories for qtflow

• libresilicon / PearlRiver
  1st Testwafer for LibreSilicon
  ☆28Updated 5 years ago
• libresilicon / process
  ☆87Updated 5 years ago
• chipforge / StdCellLib
  Copyleftist's Standard Cell Library
  ☆97Updated 6 months ago
• chipforge / PearlRiver
  1st Testwafer for LibreSilicon
  ☆15Updated 5 years ago
• libresilicon / qtflow
  Free open source EDA tools
  ☆64Updated 5 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 8 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆11Updated 7 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 6 years ago
• q3k / ulx3s-foss-blinky
  A template project for the ULX3S ECP5 FPGA board using only Open Source Software
  ☆13Updated 6 years ago
• knielsen / ice40_viewer
  ☆58Updated last year
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆32Updated 2 years ago
• lambdaconcept / litesdcard
  ☆25Updated 6 years ago
• FPGAwars / toolchain-icestorm
  Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS
  ☆38Updated 2 years ago
• whitequark / icefloorplan
  iCE40 floorplan viewer
  ☆24Updated 6 years ago
• leviathanch / libresiliconprocess
  ☆29Updated 5 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆47Updated 7 years ago
• hamsternz / lfsr_scramblers
  Experiments with self-synchronizing LFSR scramblers
  ☆15Updated 4 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆18Updated 5 years ago
• Obijuan / ACC
  Apollo CPU Core in Verilog. For learning and having fun with open FPGA
  ☆44Updated 8 years ago
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 6 years ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆45Updated 10 months ago
• ArcaneNibble / project-chibi
  Altera MAX V bitstream documentation -- CLEANUP PENDING
  ☆19Updated 4 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆50Updated 3 years ago
• cambridgehackers / fpgajtag
  A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.
  ☆34Updated 2 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated 10 months ago
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆20Updated 5 years ago
• andrecp / myhdl_simple_uart
  A very simple UART implementation in MyHDL
  ☆17Updated 10 years ago
• apertus-open-source-cinema / elmyra
  An experimental blender-based rapid iterative visualization system
  ☆34Updated last year