Alternatives and similar repositories for qtflow:

Users that are interested in qtflow are comparing it to the libraries listed below

• libresilicon / PearlRiver
  1st Testwafer for LibreSilicon
  ☆28Updated 5 years ago
• libresilicon / process
  ☆89Updated 5 years ago
• libresilicon / qtflow
  Free open source EDA tools
  ☆65Updated 5 years ago
• chipforge / PearlRiver
  1st Testwafer for LibreSilicon
  ☆15Updated 5 years ago
• chipforge / StdCellLib
  Copyleftist's Standard Cell Library
  ☆97Updated 8 months ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• Obijuan / ACC
  Apollo CPU Core in Verilog. For learning and having fun with open FPGA
  ☆44Updated 8 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 6 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆48Updated 7 years ago
• knielsen / ice40_viewer
  ☆58Updated last year
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆32Updated 2 years ago
• leviathanch / libresiliconprocess
  ☆29Updated 5 years ago
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 6 years ago
• ZipCPU / zipversa
  A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
  ☆13Updated 5 years ago
• hamsternz / lfsr_scramblers
  Experiments with self-synchronizing LFSR scramblers
  ☆15Updated 4 years ago
• apertus-open-source-cinema / elmyra
  An experimental blender-based rapid iterative visualization system
  ☆35Updated last year
• nturley / synthia
  an IDE that uses myHDL, yosys, and arachne-pnr to target the ICEStick
  ☆12Updated 8 years ago
• ArcaneNibble / project-chibi
  Altera MAX V bitstream documentation -- CLEANUP PENDING
  ☆19Updated 4 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• RobertBaruch / polychip
  Python app to extract a netlist of NMOS transistors from an Inkscape diagram.
  ☆57Updated 6 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆50Updated 3 years ago
• mmicko / enigmaFPGA
  Enigma in FPGA
  ☆26Updated 5 years ago
• sifive / cinco
  Port of Arduino environment for Freedom E 300 Dev Kit & HiFive Board
  ☆31Updated 5 years ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆45Updated last year
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆43Updated 2 years ago
• whitequark / icefloorplan
  iCE40 floorplan viewer
  ☆24Updated 6 years ago
• jpwright / fpganes
  FPGA-based AI for Super Mario Bros. Designed for an Altera DE2
  ☆35Updated 11 years ago