leviathanch / qtflowLinks
A Qt5 based free VLSI development tool
☆30Updated 7 years ago
Alternatives and similar repositories for qtflow
Users that are interested in qtflow are comparing it to the libraries listed below
Sorting:
- ☆91Updated 5 years ago
- 1st Testwafer for LibreSilicon☆28Updated 6 years ago
- Copyleftist's Standard Cell Library☆99Updated last year
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Updated 8 years ago
- Free open source EDA tools☆66Updated 5 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆38Updated 6 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- Experimental graphic editor for open FPGAs.☆50Updated 9 years ago
- ☆29Updated 5 years ago
- ☆61Updated last year
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- The Antikernel operating system project☆121Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- 1st Testwafer for LibreSilicon☆15Updated 6 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Betrusted embedded controller (UP5K)☆46Updated last year
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆62Updated last year
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 6 years ago
- Python app to extract a netlist of NMOS transistors from an Inkscape diagram.☆57Updated 7 years ago
- Open source software for chip reverse engineering.☆170Updated 4 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆37Updated 3 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- MRSIC32 ISA documentation and development☆91Updated last year
- FPGA Development for the parallella☆19Updated 7 years ago
- Slides and documentation from talks/demos/meetups☆49Updated 4 years ago