leviathanch / qtflow
A Qt5 based free VLSI development tool
☆30Updated 6 years ago
Alternatives and similar repositories for qtflow:
Users that are interested in qtflow are comparing it to the libraries listed below
- 1st Testwafer for LibreSilicon☆28Updated 5 years ago
- ☆91Updated 5 years ago
- 1st Testwafer for LibreSilicon☆15Updated 5 years ago
- Copyleftist's Standard Cell Library☆98Updated 11 months ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Free open source EDA tools☆66Updated 5 years ago
- ☆29Updated 5 years ago
- A template project for the ULX3S ECP5 FPGA board using only Open Source Software☆13Updated 6 years ago
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Updated 6 years ago
- OpenFPGA☆33Updated 7 years ago
- a simple C-to-Verilog compiler☆48Updated 8 years ago
- ☆59Updated last year
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 2 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- ☆25Updated 6 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Updated 8 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Enigma in FPGA☆29Updated 5 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- ☆10Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago