Alternatives and similar repositories for riscv-clang

Users that are interested in riscv-clang are comparing it to the libraries listed below

• riscvarchive / riscv-glibc
  RISC-V port of GNU's libc
  ☆71Updated 4 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆64Updated 6 years ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆61Updated 6 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 7 years ago
• freebsd-riscv / freebsd
  FreeBSD src tree
  ☆18Updated 5 years ago
• riscvarchive / riscv-dejagnu
  DejaGnu RISC-V port
  ☆13Updated 3 years ago
• qemu / vgabios
  Mirror of git.qemu.org/vgabios.git
  ☆26Updated 8 years ago
• sifiveinc / riscv-linux
  RISC-V Linux Port
  ☆37Updated last week
• PrincetonUniversity / piton-linux
  Linux Kernel for OpenPiton
  ☆36Updated 3 years ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆101Updated 3 years ago
• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆387Updated 6 years ago
• KhronosGroup / OpenVG-Registry
  OpenVG API and Extension Registry.
  ☆14Updated 4 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• foss-for-synopsys-dwc-arc-processors / binutils-gdb
  A mirror of the upstream binutils-gdb repository for ARC specific work
  ☆14Updated last week
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆122Updated 4 years ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• openrisc / llvm-or1k
  LLVM backend for OpenRISC 1000
  ☆29Updated 7 years ago
• RTEMS / rtems-tools
  Mirror only see https://gitlab.rtems.org/rtems/tools/rtems-tools
  ☆34Updated 2 months ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆74Updated 6 months ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆26Updated 7 months ago
• udif / ctoverilog
  A C to verilog compiler
  ☆52Updated 10 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 6 years ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• jserv / codezero
  Codezero Microkernel
  ☆111Updated 3 years ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆124Updated 5 years ago
• Distrotech / memtest86
  http://www.memtest.org
  ☆56Updated 9 years ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆202Updated 4 years ago
• llvm-mirror / dragonegg
  Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project
  ☆25Updated 6 years ago