Alternatives and similar repositories for riscv-clang

Users that are interested in riscv-clang are comparing it to the libraries listed below

• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆63Updated 6 years ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆62Updated 6 years ago
• riscvarchive / riscv-dejagnu
  DejaGnu RISC-V port
  ☆13Updated 3 years ago
• freebsd-riscv / freebsd
  FreeBSD src tree
  ☆18Updated 4 years ago
• riscvarchive / riscv-glibc
  RISC-V port of GNU's libc
  ☆71Updated 4 years ago
• riscvarchive / riscv-strace
  RISC-V strace port
  ☆13Updated 8 years ago
• foss-for-synopsys-dwc-arc-processors / binutils-gdb
  A mirror of the upstream binutils-gdb repository for ARC specific work
  ☆14Updated this week
• qemu / vgabios
  Mirror of git.qemu.org/vgabios.git
  ☆26Updated 8 years ago
• lowRISC / abicop
  Work towards a "golden model" of the RISC-V calling convention(s)
  ☆10Updated 7 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆25Updated 2 months ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• seL4 / sel4bench
  sel4 benchmarking applications and support library.
  ☆20Updated this week
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 5 years ago
• open-power / pdbg
  PowerPC FSI Debugger
  ☆17Updated 2 months ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 10 months ago
• open-isa-org / open-isa.org
  Software, tools, documentation for Vegaboard platform
  ☆64Updated 5 years ago
• PrincetonUniversity / piton-linux
  Linux Kernel for OpenPiton
  ☆35Updated 2 years ago
• sifiveinc / riscv-linux
  RISC-V Linux Port
  ☆36Updated last month
• llvm-mirror / dragonegg
  Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project
  ☆25Updated 6 years ago
• acjf3 / l3mips
  L3 based MIPS specification and emulator
  ☆15Updated 3 years ago
• riscv / riscv-test-env
  ☆46Updated 3 weeks ago
• fractalclone / zephyr-riscv
  Zephyr port to riscv architecture
  ☆24Updated 7 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆74Updated last month
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆124Updated 4 years ago
• qemu / openbios
  Mirror of git.qemu.org/openbios.git
  ☆23Updated 8 months ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆57Updated 5 years ago