A port of FreeRTOS for the RISC-V ISA
☆81Apr 22, 2019Updated 7 years ago
Alternatives and similar repositories for FreeRTOS-RISCV
Users that are interested in FreeRTOS-RISCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Nov 8, 2019Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 6 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- GNU toolchain for RISC-V, including GCC☆16Apr 28, 2026Updated 6 months ago
- Zephyr port to riscv architecture☆23Jul 13, 2017Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆389Apr 12, 2019Updated 7 years ago
- FreeRTOS for RISC-V☆28Jan 30, 2019Updated 7 years ago
- ☆10Feb 13, 2016Updated 10 years ago
- CMSIS DSP Library for PULPino microcontroller☆24Aug 16, 2018Updated 8 years ago
- An open-source microcontroller system based on RISC-V☆1,073Feb 6, 2024Updated 2 years ago
- RISC-V Linux Port☆607Apr 12, 2019Updated 7 years ago
- This is a hacky tool for building a BBL+Linux+InitRAMFS image for RISC-V.☆10Nov 25, 2018Updated 7 years ago
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- HelloX operating system for STM32 chipset☆14Jan 18, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple baremetal program template for RISC-V inspired from riscv benchmark tests☆12Apr 17, 2018Updated 8 years ago
- A NES emulator written in Rust☆12Feb 24, 2026Updated 8 months ago
- A 32-bit Microcontroller featuring a RISC-V core☆166Feb 28, 2018Updated 8 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆35Nov 3, 2019Updated 7 years ago
- A port of Gentoo to RISC-V☆20May 14, 2018Updated 8 years ago
- RISC-V simulator for x86-64☆727Feb 5, 2022Updated 4 years ago
- ☆22Jul 27, 2017Updated 9 years ago
- Bootstrapping Fedora on RISC-V☆30Mar 10, 2018Updated 8 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆36Jul 10, 2016Updated 10 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Open Source Software for Developing on the Freedom E Platform - Deprecated☆583Jul 1, 2024Updated 2 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 6 months ago
- ☆245Nov 30, 2016Updated 9 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆696Jul 16, 2025Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆225Jan 23, 2020Updated 6 years ago
- Latest KiCad installed inside a docker container from ppa:js-reynaud/ppa-kicad☆10Mar 23, 2015Updated 11 years ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆11Jul 21, 2020Updated 6 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RISC-V port of LLVM Linker☆24Aug 3, 2018Updated 8 years ago
- Documentation archive for onboard hardware and in-tree applets of the Glasgow Interface Explorer☆17Sep 27, 2026Updated last month
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Oct 27, 2026Updated last week
- ☆14Dec 9, 2025Updated 10 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆503May 8, 2026Updated 5 months ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- ☆23Mar 15, 2025Updated last year