Alternatives and similar repositories for riscv-4th-workshop-tutorials

Users that are interested in riscv-4th-workshop-tutorials are comparing it to the libraries listed below

• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆77Updated 8 months ago
• lowRISC / rocket
  ☆32Updated 8 years ago
• riscv / riscv-test-env
  ☆51Updated this week
• jbush001 / PASC
  Parallel Array of Simple Cores. Multicore processor.
  ☆99Updated 6 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆64Updated 6 years ago
• PrincetonUniversity / piton-linux
  Linux Kernel for OpenPiton
  ☆36Updated 3 years ago
• optimsoc / optimsoc
  OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores
  ☆88Updated 4 years ago
• eliaskousk / parallella-riscv
  RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
  ☆105Updated 7 years ago
• openrisc / tutorials
  OpenRISC Tutorials
  ☆45Updated this week
• Xilinx / revCtrl
  Revision Control Labs and Materials
  ☆25Updated 7 years ago
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆176Updated 10 years ago
• esperantotech / boom-template
  A template for building new projects/platforms using the BOOM core.
  ☆25Updated 6 years ago
• go2uvm / sva_traces
  Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors
  ☆11Updated 9 years ago
• ccelio / riscv-boom-doc
  Documentation for the BOOM processor
  ☆47Updated 8 years ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• tommythorn / yarvi
  Yet Another RISC-V Implementation
  ☆99Updated last year
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆56Updated 6 years ago
• SpinalHDL / VexRiscvSoftcoreContest2018
  ☆63Updated 7 years ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆124Updated 5 years ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆81Updated 6 years ago
• librecores / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆67Updated 6 years ago
• olgirard / openmsp430
  The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
  ☆70Updated 7 years ago
• rubund / graywolf
  ☆114Updated 4 years ago
• aignacio / riscv_verilator_model
  RISCV model for Verilator/FPGA targets
  ☆53Updated 6 years ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆113Updated 4 months ago
• verilator / uvm
  Universal Verification Methodology (UVM) base libraries, with edits for Verilator
  ☆26Updated 2 months ago
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆97Updated 3 years ago
• kunalg123 / flipflop_design
  This project has files needed to design and characterise flipflop
  ☆20Updated 6 years ago
• RISCV-on-Microsemi-FPGA / CPUs
  CPUs
  ☆15Updated 5 years ago
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆72Updated 6 years ago