Alternatives and similar repositories for ISA_Formal_Spec_Public_Review

Users that are interested in ISA_Formal_Spec_Public_Review are comparing it to the libraries listed below

• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆171Updated 2 years ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆161Updated 2 weeks ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆101Updated 5 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆127Updated 3 years ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆61Updated 3 months ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆56Updated 4 years ago
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆116Updated last month
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆165Updated last month
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 8 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆26Updated 7 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 4 months ago
• cliffordwolf / xbitmanip
  RISC-V XBitmanip Extension
  ☆25Updated 6 years ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆104Updated 3 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆146Updated 3 weeks ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 months ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆64Updated 6 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated this week
• braibant / Synthesis
  ☆21Updated 10 years ago
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆261Updated last week
• freechipsproject / firrtl-interpreter
  A scala based simulator for circuits described by a LoFirrtl file
  ☆49Updated 2 years ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆101Updated 6 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆150Updated 3 weeks ago
• BSVLang / Main
  Main page
  ☆128Updated 5 years ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆38Updated 4 years ago
• pretis / flexpret
  A time-predictable processor for mixed-criticality systems
  ☆60Updated last year
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆90Updated last week
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆328Updated 3 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆215Updated last year