chyyuu / zCore-Design
☆13Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for zCore-Design
- 调试大师：你见过最强的内核调试器☆35Updated 3 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆30Updated 2 years ago
- 实现和扩展RISC-V SBI运行时，使之能够支持并运行操作系统☆14Updated 2 years ago
- 各类内核的设计思路☆19Updated 3 years ago
- Paging Debug tool for GDB using python☆13Updated 2 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 3 years ago
- ☆22Updated 2 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated last year
- User programs for rCore OS☆18Updated 2 years ago
- Rust support for RISC-V Platform-Level Interrupt Controller☆10Updated 2 years ago
- 项目的主仓库☆22Updated 2 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆15Updated 2 years ago
- 快速陷入处理☆32Updated last year
- ☆11Updated last year
- An RISC-V experimental OS☆25Updated last year
- 洛佳的异步内核实验室☆25Updated 3 years ago
- 遍历设备树二进制对象☆12Updated 10 months ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆9Updated 9 months ago
- zcore_tutorial文档撰写工作以及单元测试工作组☆19Updated 4 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- Simple RISC-V SBI runtime library; designated for supervisor use☆21Updated 9 months ago
- An experimental RTOS written in Rust.☆32Updated last year
- ☆22Updated last year
- 笔记☆16Updated 3 months ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 2 years ago
- [WIP] Tutorial for zCore kernel.☆57Updated 3 years ago
- A Rust based Multicore OS developed by UltraTeam, HITsz. Currently updated on https://gitee.com/LoanCold/ultraos_backup☆45Updated 5 months ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆50Updated 11 months ago
- Low level access to RISCV processors☆19Updated 2 years ago
- 支持Rust语言的源代码级操作系统调试工具☆32Updated last week