tum-ei-eda / seal5
Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization
☆16Updated last week
Alternatives and similar repositories for seal5:
Users that are interested in seal5 are comparing it to the libraries listed below
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Xtext project to parse CoreDSL files☆17Updated 2 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆19Updated 11 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆14Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆102Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated last week
- A tool for synthesizing Verilog programs☆76Updated this week
- A configurable SRAM generator☆47Updated 2 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated 2 weeks ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated last month
- An open-source custom cache generator.☆33Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Chisel RISC-V Vector 1.0 Implementation☆89Updated this week
- ☆40Updated 2 months ago
- ☆15Updated 4 years ago
- Example for running IREE in a bare-metal Arm environment.☆33Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- ☆32Updated 2 weeks ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆17Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Floating point modules for CHISEL☆31Updated 10 years ago
- The specification for the FIRRTL language☆52Updated this week
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- An infrastructure for integrated EDA☆38Updated last year
- high-performance RTL simulator☆154Updated 9 months ago
- A Rocket-based RISC-V superscalar in-order core☆31Updated this week