tum-ei-eda / seal5Links
Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization
☆17Updated last week
Alternatives and similar repositories for seal5
Users that are interested in seal5 are comparing it to the libraries listed below
Sorting:
- Xtext project to parse CoreDSL files☆19Updated 4 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated this week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- ☆21Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆111Updated last year
- A Rocket-based RISC-V superscalar in-order core☆34Updated last month
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆22Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆101Updated last month
- GL0AM GPU Accelerated Gate Level Logic Simulator☆21Updated 2 weeks ago
- ☆15Updated 4 years ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆22Updated last week
- Pulp virtual platform☆23Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated 2 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- The specification for the FIRRTL language☆58Updated 2 weeks ago
- ☆65Updated 2 weeks ago
- ☆33Updated 3 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last month
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆16Updated 7 months ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- ☆40Updated 2 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year