tum-ei-eda / seal5
Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization
☆17Updated this week
Alternatives and similar repositories for seal5
Users that are interested in seal5 are comparing it to the libraries listed below
Sorting:
- Xtext project to parse CoreDSL files☆18Updated 3 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆19Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆36Updated last week
- ☆15Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆61Updated this week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Pulp virtual platform☆23Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆108Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆72Updated last month
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆28Updated last month
- A libgloss replacement for RISC-V that supports HTIF☆35Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆67Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated this week
- The specification for the FIRRTL language☆54Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆54Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 3 weeks ago
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- Floating point modules for CHISEL☆32Updated 10 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆100Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated last year
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated this week
- A DSL for Systolic Arrays☆79Updated 6 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated last week
- Extendable Translating Instruction Set Simulator☆30Updated 3 weeks ago
- A polyhedral compiler for hardware accelerators☆56Updated 9 months ago